The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I²C-bus/SMBus applications and were developed to enhance the NXP Semiconductors family of I²C-bus I/O expanders. The improvements include higher drive capability, 5 V I/O tolerance, lower supply current, individual I/O configuration, 400 kHz clock frequency and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans and so on.
The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity Inversion register (active HIGH or active LOW operation). The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the read register can be inverted with the Polarity Inversion register. All registers can be read by the system controller. Although pin-to-pin and I²C-bus address compatible with the PCF8574 series, software changes are required due to the enhancements and are discussed in Application Note AN469.
The PCA9554/PCA9554A open-drain interrupt output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.
Three hardware pins (A0, A1, A2) vary the fixed I²C-bus address and allow up to eight devices to share the same I²C-bus/SMBus. The PCA9554A is identical to the PCA9554 except that the fixed I²C-bus address is different allowing up to sixteen of these devices (eight of each) on the same I²C-bus/SMBus.
Choose a diagram:
9 results
Include 3 NRND
Part | Order | CAD Model | No of bits | VDD [min] | VDD [max] | Over volt tolerant | No of supplies | Standby current [typ] (µA) | Max Sink Current per bit (mA) | Max Sink Current, per package (mA) | Source Current per bit (mA) | Interrupt output pin | Output mode | Input mode: invert option | Internal pull-up resistor per bit (kOhm) | I2C-bus (kHz) | Footprint body and leads | Package Type | Operating Temperature (°C) | No of Addresses |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 16.81 | HVQFN16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 9.61 | HVQFN16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 111.83 | SO16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 33.66 | TSSOP16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 16.81 | HVQFN16 | -40~85 | 8 | |||
— | 8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 9.61 | HVQFN16 | -40~85 | 8 | ||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 111.83 | SO16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 50.56 | SSOP16 | -40~85 | 8 | |||
8 | 2.3 | 5.5 | Y | 1 | 0.25 | 25 | 100 | 10 | Y | Totem pole | Y | 100 | 400 | 33.66 | TSSOP16 | -40~85 | 8 |
Quick reference to our documentation types.
1-10 of 26 documents
Compact List
1-10 of 26 documents
Compact List
1-5of 16 design files
1 hardware offering
To get further assistance directly from NXP, please see our Engineering Services.
1 engineering service
To find additional partner offerings that support this product, visit our Partner Marketplace.
There are no recently viewed products to display.
