PCA9537DP | NXP Semiconductors

4-Bit I²C-Bus and SMBus Low-Power I/O Port with Interrupt and Reset

More

See product image

Product Details

Block Diagram

Choose a diagram:

PCA9537 Block Diagram

PCA9537 Block Diagram

Block diagram: PCA9537DP

Features

Key Features

  • 4-bit I²C-bus GPIO with interrupt and reset
  • Operating power supply voltage range of 2.3 V to 5.5 V
  • 5 V tolerant I/Os
  • Polarity Inversion register
  • Active LOW interrupt output
  • Active LOW reset input
  • Low standby current
  • Noise filter on SCL/SDA inputs
  • No glitch on power-up
  • Internal power-on reset
  • 4 I/O pins that default to 4 inputs
  • 0 Hz to 400 kHz clock frequency
  • ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Offered in TSSOP10 package

Buy/Parametrics

1 result

Include 0 NRND

Order

CAD Model

No of bits

VDD [min]

VDD [max]

Over volt tolerant

No of supplies

Standby current [typ] (µA)

Max Sink Current per bit (mA)

Max Sink Current, per package (mA)

Source Current per bit (mA)

Interrupt output pin

Reset input pin

Output mode

Input mode: invert option

I2C-bus (kHz)

Footprint body and leads

Package Type

Operating Temperature (°C)

No of Addresses

4

2.3

5.5

Y

1

0.25

25

100

10

Y

Y

Totem pole

Y

400

15.5

TSSOP10

-40~85

1

Documentation

Quick reference to our documentation types.

1-10 of 12 documents

Compact List

Application Note (3)
Brochure (1)
Data Sheet (1)
Package Information (1)
Packing Information (2)
Supporting Information (1)
User Guide (3)
Show All

Design Files

Quick reference to our design files types.

2 design files

Engineering Services

1 engineering service

To find additional partner offerings that support this product, visit our Partner Marketplace.

Support

What do you need help with?

Recently viewed products

There are no recently viewed products to display.