Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
Sign in for a personalized NXP experience.
The PCF8564A is a CMOS real-time clock and calendar optimized for low power consumption. A programmable clock output, interrupt output and voltage low detector are also provided. All addresses and data are transferred serially via a two-line bidirectional I²C-bus. Maximum bus speed is 400 kbit/s. The built-in word address register is incremented automatically after each written or read data byte.
| | | | | |
---|---|---|---|---|---|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
Quick reference to our documentation types.
1-5 of 7 documents
There are no results for this selection.
Sign in to access authorized secure files. Learn more about secure access rights.
Please wait while your secure files are loading.
1-5 of 7 documents
Receive the full breakdown. See the product footprint and more in the eCad file.
3 engineering services
There are no results for this selection.
There are no results for this selection.
To find additional partner offerings that support this product, visit our Partner Marketplace.