i.MX RT500 Crossover MCUs are dual-core devices featuring an Arm® Cortex®-M33 and Cadence® Xtensa® Fusion F1 DSP, designed for low power wearable and consumer IoT applications.
The i.MX RT500 Arm® Cortex®-M33 operates at up to 275 MHz and includes two coprocessors providing enhanced performance. The Fusion DSP operates at up to 275 MHz. The family offers a rich set of peripherals, embedded security and very low power consumption. The device has up to 5 MB SRAM and two FlexSPIs each with 32 KB cache.
The i.MX RT500 family is supported by the MCUXpresso ecosystem, which includes an SDK, a choice of IDEs and secure provisioning and configuration tools to enable rapid development.
The i.MX RT500 crossover MCU, part of the EdgeLock Assurance program, is designed to meet industry standards and follows NXP's security-by-design approach.
PMIC for Low Power Applications
2.4/5 GHz Dual-Band 1x1 Wi-Fi® 6 (802.11ax) + Bluetooth® 5.4 + 802.15.4 Tri-Radio Solution
i.MX RT600 Crossover MCU with Arm® Cortex®-M33 and DSP Cores
6 results
Include 0 NRND
Part | Order | CAD Model | Status | Budgetary Price excluding tax | Core Type | Operating Frequency [Max] (MHz) | SRAM (kB) | External Memory Supported | GPU 2D / GPU 3D | Serial Communication | FlexComm (UART/I2C/SPI/I2S) | USB Controllers | Security | PWM [Number, bits] | ADC [Number, bits] | Supply Voltage [Min to Max] (V) | PWM | Package Type | Package Pitch (mm) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Active | 10K @ US$4.61 | 1 x Arm Cortex-M33 | 200 | 3072 | FlexSPI | — | 1 x HS SPI, 1 x I3C, 1 x I²C | 7 | 1 | AES, RNG, SHA, SRAM-based PUF | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | — | — | |||
Active | 10K @ US$5.63 | 1 x Arm Cortex-M33 | 200 | 3072 | FlexSPI | — | 1 x I²C, 2 x HS SPI, 2 x I3C | 11 | 1 | — | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | FOWLP249 | 0.4 | |||
Active | 10K @ US$4.79 | 1 x Arm Cortex-M33 | 200 | 5120 | FlexSPI | GPU 2D | 1 x HS SPI, 1 x I3C, 1 x I²C | 7 | 1 | AES, RNG, SHA, SRAM-based PUF | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | — | — | |||
Active | 10K @ US$5.81 | 1 x Arm Cortex-M33 | 200 | 5120 | FlexSPI | GPU 2D | 1 x I²C, 2 x HS SPI, 2 x I3C | 11 | 1 | — | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | FOWLP249 | 0.4 | |||
Active | 10K @ US$4.97 | 1 x Arm Cortex-M33, 1 x Cadence Fusion F1 | 200 | 5120 | FlexSPI | GPU 2D | 1 x HS SPI, 1 x I3C, 1 x I²C | 7 | 1 | AES, RNG, SHA, SRAM-based PUF | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | — | — | |||
Active | 10K @ US$5.99 | 1 x Arm Cortex-M33, 1 x Cadence Fusion F1 | 200 | 5120 | FlexSPI | GPU 2D | 1 x I²C, 2 x HS SPI, 2 x I3C | 11 | 1 | — | 8 x 32 | 1 x 12 | 1.71 to 3.6 | 8 | FOWLP249 | 0.4 |
Quick reference to our documentation types.
1-10 of 57 documents
Compact List
1-10 of 57 documents
Compact List
2 design files
1-5 of 14 hardware offerings
Additional hardware available. View our featured partner solutions.
Quick reference to our software types.
1-5 of 23 software files
Additional software available. View our featured partner solutions.
Note: For better experience, software downloads are recommended on desktop.
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 26 engineering services
To find additional partner offerings that support this product, visit our Partner Marketplace.
1-5 of 17 trainings
Additional trainings are available. View our featured partner trainings.
.svg){kind=logo}
