Using NPUs to Increase Performance and Power Efficiency of ML Applications | NXP Semiconductors

For best experience this site requires Javascript to be enabled. To enable on your browser, follow our accessibility instructions.

Design Center
Training
Using NPUs to Increase Performance and Power Efficiency of ML Applications

Using NPUs to Increase Performance and Power Efficiency of ML Applications

About This Training

Market demands for user privacy and security, along with a need for lower latency, are pushing more and more processing capability to the edge. The increasing prevalence of ML in industrial and IoT edge applications is driving demand for higher performance in embedded devices within the power constraints.

This presentation will explore the acceleration of machine learning on low power and resource-constrained embedded systems using the Arm Ethos-U65 microNPU. It will also show how an open source and collaborative software approach will enable developers to easily create and deploy ML applications.

Presentation

Using NPUs to Increase Performance and Power Efficiency of ML Applications

What You Will Learn

Discover why ML at the edge is important
Learn about new emerging hardware architectures for accelerating ML at the edge
Explore NXP software enablement to simplify implementation of ML

Presented by

Tanuj Arora
Product Manager, Ethos-U NPUs, Arm
Ben Eckermann
Chief Engineer of AI/ML Hardware, Edge Processing, NXP Semiconductors
Natraj Ekambaram
Director of AI/ML Software, Edge Processing, , NXP Semiconductors

DURATION

1 hr

LANGUAGE

English

0Views0Likes

We are looking for ways to improve.

Take the survey.

Additional Resources

eIQ^® ML Software Development Environment

Have a Question? Ask the community.

Ask our eIQ Machine Learning Software community and get expert advice.

Stay In the Loop

Subscribe to our newsletter to stay updated with our latest developments and if you need further assistance, we are here to help.

Subscribe Contact Support