Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
12NC: 935420326019
Details
Order
Normally ships in 1-2 business days.
Order from distributorsParameter | Value |
---|---|
Core: Number of cores (SPEC) | 1, 1 |
Core Type | 1 x Arm Cortex-M33, 1 x Cadence Fusion F1 |
Operating Frequency [Max] (MHz) | 200 |
SRAM (kB) | 5120 |
External Memory Supported | FlexSPI |
GPU 2D / GPU 3D | GPU 2D |
Serial Communication | 1 x HS SPI, 1 x I3C, 1 x I²C |
Parameter | Value |
---|---|
FlexComm (UART/I2C/SPI/I2S) | 7 |
USB Controllers | 1 |
Security | AES, RNG, SHA, SRAM-based PUF |
PWM [Number, bits] | 8 x 32 |
ADC [Number, bits] | 1 x 12 |
Supply Voltage [Min to Max] (V) | 1.71 to 3.6 |
PWM | 8 |
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | REACH SVHC | Weight (mg) |
---|---|---|---|---|---|---|
MIMXRT595SFAWCR(935420326019) | Yes | Yes Certificate Of Analysis (CoA) | Yes | REACH SVHC | 10.2 |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | Maximum Time at Peak Temperatures (s) | |||
---|---|---|---|---|---|---|---|
Lead Free Soldering | Lead Free Soldering | Lead Free Soldering | |||||
MIMXRT595SFAWCR (935420326019) | No | 1 | 260 | 40 |
Part/12NC | Harmonized Tariff (US)Disclaimer | Export Control Classification Number (US) | CCATS |
---|---|---|---|
MIMXRT595SFAWCR (935420326019) | 854231 | 5A992C | G179272 |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
MIMXRT595SFAWCR (935420326019) | 2024-12-20 | 2024-12-21 | 202411015I | i.MX RT500 Errata Update |
MIMXRT595SFAWCR (935420326019) | 2024-01-08 | 2024-01-09 | 202312012I | i.MX RT500 Datasheet(Rev 2 to Rev 3) and Reference Manual(Rev1 to Rev 2) Update |
MIMXRT595SFAWCR (935420326019) | 2023-02-01 | 2023-02-02 | 202301004I | i.MX RT500 Datasheet(Rev 0.1 to Rev 1) and Reference Manual(Rev0.1 to Rev 1) Update |
i.MX RT500 Crossover MCUs are dual-core devices featuring an Arm® Cortex®-M33 and Cadence® Xtensa® Fusion F1 DSP, designed for low power wearable and consumer IoT applications.
The i.MX RT500 Arm® Cortex®-M33 operates at up to 275 MHz and includes two coprocessors providing enhanced performance. The Fusion DSP operates at up to 275 MHz. The family offers a rich set of peripherals, embedded security and very low power consumption. The device has up to 5 MB SRAM and two FlexSPIs each with 32 KB cache.
The i.MX RT500 family is supported by the MCUXpresso ecosystem, which includes an SDK, a choice of IDEs and secure provisioning and configuration tools to enable rapid development.