Design Files
Quick reference to our
design files types.
1 design file
-
Printed Circuit Boards and Schematics
OrCAD Design Files for the MPC8544 and MPC8533
The MPC8544E PowerQUICC® III is designed to offer the unique combination of high performance, exceptional integration and lower overall power consumption required for networking, communications and industrial control applications.
The MPC8544E includes a high-performance e500 processor core built on Power Architecture® technology, enhanced peripherals and high-speed interconnect technology to balance processor performance with I/O system throughput enabling clock speeds scaling from 667 MHz up to 1.067 GHz. Third-generation PowerQUICC III processors are based on NXP®.s 90 nanometer (nm) silicon-on-insulator (SOI) copper interconnect process technology, which is designed to enable the processors to deliver higher performance with lower power dissipation.
The MPC8544E processor offers a wide range of high-speed connectivity options, including Gigabit Ethernet (GbE) interfaces with SGMII support and multiple PCI Express® connections. Support for these high-speed interfaces should enable scalable connectivity to network processors and/or ASICs in the data plane while the PowerQUICC III is designed to handle complex, computationally demanding control plane processing tasks. The MPC8544E is also designed to provide support for legacy PowerQUICC III interfaces such as PCI, I²C, dual universal asynchronous receiver/transmitters (DUART) and local bus connections. These processors are also designed to feature a next-generation double data rate (DDR2) memory controller, enhanced GbE support, v2 e500 double precision floating point and the field proven 90 nm PowerQUICC III integrated security engines.
Key Advantages
- High level of integration and performance
- Consistent programming model across the PowerQUICC III family
- Flexible SoC platform for fast time to market
- Simplified board design
- Large L2 cache at 256 KB
- High internal processing bandwidth
- Integrated DDR and DDR2 memory controller
- Two integrated Ethernet controllers (enhanced TSEC) with SGMII support
- Large L2 cache at 256 KB
- Flexible high-speed interconnection interfaces/multiple PCI Express connections
- 32-bit PCI support
- Integrated security engine
Access to the errata document for this device requires an NDA. Contact your local NXP Sales Office or NXP Authorized Distributor.
Features
- Dual dispatch superscalar, 7-stage pipeline design with out-of-order issue and execution
- 2,240 MIPS at 1.0 GHz (estimated Dhrystone 2.1)
- 36-bit physical addressing
- L1 cache—32 KB data and 32 KB instruction cache with line-locking support
- L2 cache—256 KB (8-way set associative); 256/128/64/32 KB can be used as SRAM
- L1 and L2 hardware coherency
- L2 cache and I/O transactions can be stashed into L2 cache regions
- 200 MHz clock rate (400 MHz data rate), 64-bit, 2.5V/2.6V I/O, DDR SDRAM
- 267 MHz clock rate (up to 533 MHz data rate), 64-bit, 1.8V I/O, DDR2 SDRAM
- TCP/UDP/IP checksum acceleration
- Advanced QoS features
- 32-bit PCI 2.2 bus controller (up to 66 MHz, 3.3V I/O)
- 133 MHz, 32-bit, 3.3V I/O, local bus with memory controller
Buy/Parametrics
| | | | | |
|---|---|---|---|---|---|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
1-10 of 39 documents
Compact List
Application Note (26)
-
Understanding SYSCLK Jitter[AN4056]
-
PowerQUICC™ Data Cache Coherency[AN3544]
Application Note Software (2)
Data Sheet (1)
Fact Sheet (2)
-
MPC8544E Fact Sheet[MPC8544FS]Featured
-
MPC8544DS Fact Sheet[MPC8544DSFS]Featured
Package Information (2)
-
MPC8544E and MPC8533E Thermal Simulation Report and Models[MPC8544FLOTHERM]
Reference Manual (3)
Supporting Information (1)
White Paper (2)
-
Understanding Cryptographic Performance[CRYPTOWP]
-
Comparison of DDRx and SDRAM[DDRSDRAMWP]
Design Resources
Hardware
Quick reference to our
board types.
2 hardware offerings
-
Emulators, Probes, and ProgrammersPower Architecture® processor ( COP ) Probe Tips for CodeWarrior® TAP
-
Emulators, Probes, and ProgrammersCodeWarrior® TAP
Software
Quick reference to our software types.
3 software files
-
Configuration Tools
UPM Tool for PowerQUICC® II Pro and PowerQUICC III Processors
-
BSPs and Device Drivers
Linux BSP for Freescale MPC8544
-
Development IDEs and Build Tools
CodeWarrior® Development Suites for Networked Applications
Note: For better experience, software downloads are recommended on desktop.
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 14 engineering services
-
Independent Design House (IDH)
Signal Integrity analysis
-
Independent Design House (IDH)
Android and Linux Engineering Support
-
Independent Design House (IDH)
Timesys Secure by Design Services
-
Independent Design House (IDH)
Android & Linux Design Services
-
Independent Design House (IDH)
Sourcery Embedded Software Services
To find additional partner offerings that support this product, visit our Partner Marketplace.
Training
1-5 of 9 trainings
-
On-Demand
INTEGRITY Training
-
On-Demand
PHX-MPC85xx
To find additional partner offerings that support this product, visit our Partner Marketplace.
