Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
QFP208: QFP208, plastic, quad flat package; 208 terminals; 0.5 mm pitch; 28 mm x 28 mm x 4.1 mm body
12NC: 935313717557
Details
Order
Parameter | Value |
---|---|
Security Status | COMPANY PUBLIC |
Description | MCF5407 V4CORE 4KSRAM |
Parameter | Value |
---|---|
Number of pins | 208 |
Package Style | QFP |
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | 2nd Level Interconnect | REACH SVHC | Weight (mg) |
---|---|---|---|---|---|---|---|
MCF5407AI220(935313717557) | Yes | Yes Certificate Of Analysis (CoA) | Yes | e3 | REACH SVHC | 5696.45 |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | Maximum Time at Peak Temperatures (s) | |||
---|---|---|---|---|---|---|---|
Lead Free Soldering | Lead Free Soldering | Lead Free Soldering | |||||
MCF5407AI220 (935313717557) | No | 3 | 245 | 30 |
Part/12NC | Harmonized Tariff (US)Disclaimer | Export Control Classification Number (US) |
---|---|---|
MCF5407AI220 (935313717557) | 854231 | 3A991A2 |
Part/12NC | Discontinuance Notice | Last Time Buy Date | Last Time Delivery Date | Replacement |
---|---|---|---|---|
MCF5407AI220 (935313717557) | NOTICE | 2019-08-24 | 2020-02-24 | - |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
MCF5407AI220 (935313717557) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
MCF5407AI220 (935313717557) | 2019-02-24 | 2019-02-25 | 201902014DN | Discontinuation Notification for MCF5407 and MCF5301 |
The MCF5407 is the first standard microprocessor to implement the ColdFire® V4 core. Increasing the internal speed of the core allows higher performance and provides system designers with an easy-to-use lower speed system interface.