Applications Processors - Integrated Image Processing Unit (IPU), Connectivity , Arm11 Core

Block Diagram

i.MX31 Multimedia Applications Processor Block Diagram

i.MX31 Multimedia Applications Processor Block Diagram

Features

CPU Complex

  • Arm1136JF-S
  • 128 KB L2 unified cache
  • Vector floating point coprocessor (VFP)

External Memory Interface (EMI)

  • SDRAM 16/32-bit, 133 MHz
  • Mobile DDR 16/32-bit, 266 MHz
  • NAND flash 8/16-bit
  • PSRAM

Multimedia

  • VGA MPEG®-4 HW encode
  • Graphics acceleration (i.MX31 only)
  • Image Processing Unit (IPU)
  • CMOS/CCD sensor interface
  • Resize, color space conversion
  • Deblocking, deringing, blending
  • Display/TV controller

Advanced Power Management

  • Automatic Dynamic Voltage and Frequency Scaling (DVFS)
  • Dynamic Process and Temperature Compensation (DPTC)
  • Active well-bias
  • Power gating

Product Longevity

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 45 documents

Show All

Design Files

Hardware

Quick reference to our board types.

2 hardware offerings

Software

Quick reference to our software types.

1-5 of 13 software offerings

Show All

Engineering Services

1-5 of 36 engineering services

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

3 trainings

Support

What do you need help with?