Multimedia Applications Processors - Automotive Infotainment, High Resolution, High Color Display, High Performance, Low Power,  Arm9™ Core

Block Diagram

i.MX255 Multimedia Applications Processor Block Diagram

i.MX255 Multimedia Applications Processor Block Diagram

Features

CPU Complex

  • Arm926EJ-S™
  • 400 MHz maximum speed
  • 128 KB Integrated SRAM
  • 16 KB I/D L1 Cache

Multimedia

  • Security Engine
  • LCD Controller
  • Resistive Touchscreen Controller
  • CMOS Sensor Interface

Connectivity

  • External memory interface: DDR2, mDDR, SDRAM, mSDRAM, NOR, SLC/MLC NAND
  • 10/100 Ethernet MAC
  • 2 x FlexCan Controllers/li>
  • 480Mbps USB 2.0 OTG + PHY
  • 480Mbps USB 2.0 Host + PHY
  • 5 x UART, 3 x CSPI, 3 x I2C, 2 x SSI/I2S, ESAI
  • 2 x MMC+/SD/SDIO
  • 2 x Smartcard Interfaces
  • PATA/CE-ATA
  • 3 x12-bit ADC
  • 3.3V General Purpose I/O

Technology

  • 0.8mm MAPBGA 400-pin package
  • -40 to +85C

Product Longevity

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 23 documents

Show All

Design Files

Quick reference to our design files types.

1 design file

Hardware

Quick reference to our board types.

2 hardware offerings

Software

Quick reference to our software types.

2 software files

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 21 engineering services

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

2 trainings

Support

What do you need help with?