Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
HLQFP176: HLQFP176, plastic, thermal enhanced low profile quad flat package; 176 terminals; 0.50 mm pitch; 24 mm x 24 mm x 1.6 mm body
12NC: 935311462557
Details
Order
Parameter | Value |
---|---|
Core Type | Arm Cortex-M4 |
Core: Number of cores (SPEC) | 2 |
RAM (kB) | 1500 |
UART | 4 |
Parameter | Value |
---|---|
CAN | 2 |
DSPI | 3 |
I2C | 4 |
ESAI | 1 |
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | 2nd Level Interconnect | REACH SVHC | Weight (mg) |
---|---|---|---|---|---|---|---|
SVF321R3K1CKU2(935311462557) | Yes | Yes Certificate Of Analysis (CoA) | Yes | e3 | REACH SVHC | 1866.7 |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | Maximum Time at Peak Temperatures (s) | |||
---|---|---|---|---|---|---|---|
Lead Free Soldering | Lead Free Soldering | Lead Free Soldering | |||||
SVF321R3K1CKU2 (935311462557) | No | 3 | 260 | 40 |
Part/12NC | Harmonized Tariff (US)Disclaimer | Export Control Classification Number (US) | CCATS |
---|---|---|---|
SVF321R3K1CKU2 (935311462557) | 854231 | 5A992C | G173573 |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
SVF321R3K1CKU2 (935311462557) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
SVF321R3K1CKU2 (935311462557) | 2018-02-15 | 2018-02-16 | 201712016I | VFxxx Controller (Vybrid) Datasheet Revision Update |
SVF321R3K1CKU2 (935311462557) | 2017-12-20 | 2018-01-03 | 201710023I | New PQ Label Input for Non-MPQ Shipments |
The VFxxx automotive VF3xxR is purpose- built and cost-optimized for instrument cluster applications. A dual-core (Arm® Cortex®-A5 + Cortex-M4) architecture handles both MCU and MPU tasks on a single chip. Generous 1.5 MB on-chip SRAM and multiple package options provide scalability from low-cost basic connected radios without external DRAM up to entry-level infotainment systems with dual displays and GPU-accelerated rich, compelling user interfaces.