Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
32-bit ARM Cortex-M3 MCU; 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB, EMC, AES engine
12NC: 935305859551
Details
Order
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | REACH SVHC | Weight (mg) |
---|---|---|---|---|---|---|
LPC18S37JBD144E(935305859551) | Yes | Yes Certificate Of Analysis (CoA) | Yes | REACH SVHC | 1305.5 |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | ||
---|---|---|---|---|---|
Lead Soldering | Lead Free Soldering | Lead Soldering | Lead Free Soldering | ||
LPC18S37JBD144E (935305859551) | No | 3 | 3 | 225 | 260 |
Part/12NC | Harmonized Tariff (US)Disclaimer | Export Control Classification Number (US) |
---|---|---|
LPC18S37JBD144E (935305859551) | 854231 | 5A992 |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
LPC18S37JBD144E (935305859551) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
LPC18S37JBD144E (935305859551) | 2018-02-02 | 2018-02-12 | 201801029I | Changing Packing Trays for Products in 14x14 and 20x20 (H)LQFP Packages. |
The LPC18S37JBD144 is a Arm Cortex-M3 based microcontroller for embedded applications. The Arm Cortex-M3 is a next generation core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration.
The LPC18S37JBD144 operates at CPU frequencies of up to 180 MHz. The Arm Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The Arm Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.
The LPC18S37JBD144 includes 1 MB of flash and 136 kB of on-chip SRAM, 16 kB of EEPROM memory, a quad SPI Flash Interface (SPIFI), a State-configurable Timer/PWM (SCTimer/PWM) subsystem, two High-speed USB controllers, Ethernet, an external memory controller, and multiple digital and analog peripherals.