Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
QorIQ, 64-Bit Power Arch SoC, 2 X 1.8GHz, DDR3, PCIe, GbE, SRIO, HW Accel, SEC, -40 to 105C R2.0
BGA1295: plastic, ball grid array; 1295 bumps; 1.0 mm pitch; 37.5 mm x 37.5 mm x 3.19 mm body
12NC: 935325757557
Details
Order
Parameter | Value |
---|---|
Core Type | e5500 |
Core: Number of cores (SPEC) | 2 |
Operating Frequency [Max] (MHz) | 1800 |
Parameter | Value |
---|---|
PCIe | 4 |
External Memory Supported | DDR3 SDRAM, DDR3L SDRAM |
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | 2nd Level Interconnect | REACH SVHC | Weight (mg) |
---|---|---|---|---|---|---|---|
P5020NXE7TNB(935325757557) | Yes | Yes Certificate Of Analysis (CoA) | Yes | e1 | REACH SVHC | 13973.9 |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | Maximum Time at Peak Temperatures (s) | |||
---|---|---|---|---|---|---|---|
Lead Free Soldering | Lead Free Soldering | Lead Free Soldering | |||||
P5020NXE7TNB (935325757557) | No | 3 | 245 | 30 |
Part/12NC | Harmonized Tariff (US)Disclaimer | Export Control Classification Number (US) | CCATS |
---|---|---|---|
P5020NXE7TNB (935325757557) | 854231 | 5A002A1 | G144423 |
Part/12NC | Discontinuance Notice | Last Time Buy Date | Last Time Delivery Date | Replacement |
---|---|---|---|---|
P5020NXE7TNB (935325757557) | NOTICE | 2020-03-30 | 2020-09-30 | - |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
P5020NXE7TNB (935325757557) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
P5020NXE7TNB (935325757557) | 2019-09-25 | 2019-09-26 | 201909022DN | Discontinuance Notice for DSP56303 68360 PBGA only 8569 P5020 8272 Family Lead only 8313 Family Lead only |
The dual-core P5020 and single-core P5010 processors deliver 64-bit processing, based on the e5500 core built on Power Architecture® technology. With frequencies scalable to 2.0 GHz, large caches and high per-cycle efficiency, these products target control plane and computer applications that require high single-threaded performance.
The P5 platform leverages architectural features pioneered in the P4 platform, including the three-level cache hierarchy for low latencies, hardware hypervisor for robust virtualization support, data path acceleration architecture (DPAA) for offloading packet handling tasks from the core and the CoreNet® switch fabric that eliminates internal bottlenecks. This enables architectural compatibility from the P5 platform to the P4 platform as well as to the P3 platform.