QorIQ® P2040/P2041 Multicore Communications Processors with Data Path
Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
Compact List
QorIQ® P5020 and P5010 64-bit Dual- and Single-Core Communications Processors
- This page contains information on a product that is not recommended for new designs.
The dual-core P5020 and single-core P5010 processors deliver 64-bit processing, based on the e5500 core built on Power Architecture® technology. With frequencies scalable to 2.0 GHz, large caches and high per-cycle efficiency, these products target control plane and computer applications that require high single-threaded performance.
The P5 platform leverages architectural features pioneered in the P4 platform, including the three-level cache hierarchy for low latencies, hardware hypervisor for robust virtualization support, data path acceleration architecture (DPAA) for offloading packet handling tasks from the core and the CoreNet® switch fabric that eliminates internal bottlenecks. This enables architectural compatibility from the P5 platform to the P4 platform as well as to the P3 platform.
Product Details
Features
Core Complex
- Single or dual 64-bit e5500 cores offered at 2.0 GHz
- Three level cache-hierarchy: 32 KB I/D L1; 512 KB private L2 per core; 2 MB shared L3
- Up to 2.0 GHz with 64-bit ISA support (Power Architecture v2.06-compliant)
- Three levels of instruction: user, supervisor, hypervisor
- Hybrid 32-bit mode to support legacy software and transition to 64-bit architecture
- 2.0 MB configures as dual 1 MB platform cache
Networking Elements
- SerDes
- 18 lanes at up to 5 Gbps
- Supports SGMII, Serial RapidIO®, XAUI, PCI Express® (PCIe) rev1.1/2.0, SATA
- Ethernet interfaces
- 10 Gbps Ethernet MAC
- Five 1 Gbps Ethernet MACs
Accelerators and memory control
- Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving support
- Up to 1300MT/s
- Frame manager for packet handling
- Queue manager for policing, scheduling and workload distribution
- Security block for crypto algorithm acceleration
- RAID5/6 for parity calculations in storage applications
- RapidIO message manager for type 9 and 11 messaging
- Pattern matching engine for regular expression searches
Basic Peripherals and Interconnect
- Up to four PCIe 2.0/3.0 controllers
- Two serial ATA (SATA 2.0) controllers
- Two USB 2.0 controllers with integrated PHY
- Enhanced secure digital host controller (SD/MMC/eMMC)
- Two I²C controllers
- Two DUARTs
Additional Features
- Hardware hypervisor for safe partitioning of operating systems between cores
- Trusted boot capability to ensure only the correct code is booted and that code is not reverse-engineered
- This product is included in NXP®'s product longevity program, with assured supply for a minimum of 10 years after launch
Comparison Table
Comparison Table
| P5020 | P5010 | |
|---|---|---|
| Cores | 2 | 1 |
| Core Frequency | 1.6 to 2.0 GHz | 1.6 to 2.0 GHz |
| L2 Cache | 512 KB | 512 KB |
| L3/Platform Cache | 2 MB | 1 MB |
| DDR3 | 2x 64-bit | 1x 64-bit |
| GbE | 5x 1 GbE 1x 10 GbE | 5x 1 GbE 1x 10 GbE |
| SERDES | 18 Lanes | 18 Lanes |
| Security | Trust | Trust |
Related products
QorIQ® P1023/17 Low-End Single- and Dual-Core Communications Processors with Data Path
Buy/Parametrics
1-10 of 12 results
Exclude 12 NRND
Part | Order | CAD Model | Status | Package Type | Package Termination Count | Core Type | Core: Number of cores (SPEC) | Operating Frequency [Max] (MHz) | PCIe | External Memory Supported | Ambient Operating Temperature (Min to Max) (℃) |
|---|---|---|---|---|---|---|---|---|---|---|---|
End of Life | BGA1295 | 1295 | — | — | — | — | — | — | |||
— | End of Life | BGA1295 | 1295 | e5500 | 1 | 1800 | 4 | DDR3 SDRAM, DDR3L SDRAM | — | ||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1600 | 4 | DDR3 SDRAM, DDR3L SDRAM | — | ||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1800 | 4 | DDR3 SDRAM, DDR3L SDRAM | — | ||
End of Life | BGA1295 | 1295 | — | — | — | — | — | — | |||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1800 | 4 | DDR3 SDRAM, DDR3L SDRAM | — | ||
End of Life | BGA1295 | 1295 | — | — | — | — | — | — | |||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1600 | 4 | DDR3 SDRAM, DDR3L SDRAM | 0 to 105 | ||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1800 | 4 | DDR3 SDRAM, DDR3L SDRAM | — | ||
— | End of Life | BGA1295 | 1295 | e5500 | 2 | 1600 | 4 | DDR3 SDRAM, DDR3L SDRAM | — |
Documentation
Quick reference to our documentation types.
1-10 of 39 documents
Compact List
Application Note (19)
-
Understanding SYSCLK Jitter[AN4056]
Application Note Software (1)
Brochure (2)
-
QorIQ P2040/P2041, P3 and P5 Series - Brochures[P2P3P5APPBRF]Featured
Data Sheet (1)
Fact Sheet (2)
-
QorIQ® P5020/P5010 Communications Processors - Fact Sheet[QP5020FS]Featured
-
QorIQ P5020 Development System Fact Sheet[P5020DSFS]Featured
Product Brief (1)
Reference Manual (5)
-
P5020 Security (SEC 4.2) Reference Manual[P5020SECRM]
Supporting Information (2)
White Paper (6)
-
QorIQ DPAA Primer for Software Architecture[QORIQDPAAWP]
-
Tuning QorIQ Processor Performance[LTEWHTPPRCRTBLA4]
-
Introducing the e5500 Core[64BTTCHNLGYWP]
-
Secure Boot - White Paper[QORIQSECBOOTWP]Featured
Design Resources
Software
Quick reference to our software types.
4 software files
-
Development IDEs and Build Tools
CodeWarrior Development Studio v10 for Power Architecture® Technology (Eclipse) EVALFeatured
-
Configuration Tools
Processor Expert® Software – Component Development Environment v1.0.4
-
BSPs and Device Drivers
Linux® SDK for QorIQ® Processors
-
Development IDEs and Build Tools
CodeWarrior® Development Suites for Networked Applications
Note: For better experience, software downloads are recommended on desktop.
