Application Note (8)
-
UUencoding for UART ISP[AN11229]
-
Using the LPC32xx VFP[AN10902]
-
LPC32x0 power supply design examples[AN10777]
Sign in for a personalized NXP experience.
The LPC3220 operates at CPU frequencies of up to 266 MHz. The NXP® implementation uses an ARM926EJ-S CPU core with a Harvard architectur, 5-stage pipeline, and an integral Memory Management Unit (MMU). The LPC3220 also includes 128 kB of on-chip static RAM, a NAND flash interface, and an external bus interface that supports SDR and DDR SDRAM, as well as static devices. In addition, the LPC3220 includes a USB 2.0 full-speed interface, seven UARTs, two I2C-bus interfaces, two SPI/SSP ports, two I2S-bus interfaces, two single output PWMs, a motor control PWM, six general purpose timers with capture inputs and compare outputs, a Secure Digital (SD) interface, and a 10-bit Analog-to-Digital Converter (ADC) with a touch screen sense option.
| | | | | |
---|---|---|---|---|---|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
LPC3220FET296
Quick reference to our documentation types.
1-10 of 15 documents
Compact List
There are no results for this selection.
Sign in to access authorized secure files. Learn more about secure access rights.
Please wait while your secure files are loading.
1-10 of 15 documents
Compact List
4 design files
Sign in to access authorized secure files. Learn more about secure access rights.
Please wait while your secure files are loading.
4 design files