Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Buy Options
P80C557E4EFB/01,51
No Longer Manufactured
12NC: 935263156518
Details
Order
P80C557E4EFB/01,55
No Longer Manufactured
12NC: 935263156557
Details
Order
P80C557E4EFB/01:55
No Longer Manufactured
12NC: 935263156551
Details
Order
Operating Features
| Parameter | Value |
|---|---|
Security Status | COMPANY PUBLIC |
Description | Single-chip 8-bit microcontroller |
Number of pins | 80 |
| Parameter | Value |
|---|---|
Package Style | QFP |
Product category | 230-OTP/ROM- |
Environmental
| Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | REACH SVHC |
|---|---|---|---|---|---|
P80C557E4EFB/01,51(935263156518) | Yes | Yes Certificate Of Analysis (CoA) | No |  | REACH SVHC |
P80C557E4EFB/01,55(935263156557) | Yes | Yes Certificate Of Analysis (CoA) | No | | REACH SVHC |
P80C557E4EFB/01:55(935263156551) | No | No | - | REACH SVHC |
Quality
| Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | FIT | MTBF | IR | ||
|---|---|---|---|---|---|---|---|---|
| Lead Soldering | Lead Free Soldering | Lead Soldering | Lead Free Soldering | |||||
P80C557E4EFB/01,51 (935263156518) | No | 2 | 3 | 225 | 245 | 2.84 | 2.58397932816537E8 | 0.0 |
P80C557E4EFB/01,55 (935263156557) | No | 2 | 3 | 225 | 245 | 2.84 | 2.58397932816537E8 | 0.0 |
P80C557E4EFB/01:55 (935263156551) | - | - | - | - | - | 2.84 | 2.58397932816537E8 | 0.0 |
Shipping
| Part/12NC | Harmonized Tariff (US)Disclaimer |
|---|---|
P80C557E4EFB/01,51 (935263156518) | 854231 |
P80C557E4EFB/01,55 (935263156557) | 854231 |
P80C557E4EFB/01:55 (935263156551) | 854231 |
Discontinued and Replacement Part Data
| Part/12NC | Discontinuance Notice | Last Time Buy Date | Last Time Delivery Date | Replacement |
|---|---|---|---|---|
P80C557E4EFB/01,51 (935263156518) | - | 2004-12-31 | 2004-12-31 | None |
P80C557E4EFB/01,55 (935263156557) | - | 2004-12-31 | 2004-12-31 | None |
P80C557E4EFB/01:55 (935263156551) | - | 2013-06-30 | 2013-12-31 | P80C557E4EFB/01,55 (935263156557) |
Product Change Notice
| Part/12NC | Issue Date | Effective Date | PCN | Title |
|---|---|---|---|---|
P80C557E4EFB/01,51 (935263156518) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
P80C557E4EFB/01,55 (935263156557) |
More about P80C557E4EFB
The P80C557E4/P83C557E4/P89C557E4 (hereafter generically referred to as P8xC557E4) single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The P8xC557E4 has the same instruction set as the 80C51. Three versions of the derivative exist:
- P83C557E4 - 32 Kbytes mask programmable ROM
- P80C557E4 - ROMless version of the P83C557E4
- P89C557E4 - 32 Kbytes FEEPROM (Flash-EEPROM)
The P8xC557E4 contains a non-volatile 32 Kbytes mask programmable ROM (P83C557E4) or electrically erasable FEEPROM respectively (P89C557E4), a volatile 1024 ? 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a "watchdog" timer, an on-chip oscillator and timing circuits. For systems that require extra capability the P8xC557E4 can be expanded using standard TTL compatible memories and logic.
In addition, the P8xC557E4 has two software selectable modes of power reduction - Idle Mode and power-down mode. The Idle Mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic as well as bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three- byte. With a 16 MHz system clock, 58% of the instructions are executed in 0.75 µs and 40% in 1.5 µs. Multiply and divide instructions require 3 µs.