Low-Power Level Translating I²C-Bus/SMBus Repeater

  • This page contains information on a product that is no longer manufactured (discontinued). Specifications and information herein are available for historical reference only.

See product image

Product Details

Block Diagram

PCA9509A

PCA9509A Block Diagram

Features

Key Features

  • Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
  • Voltage level translation from port A (0.8 V to 1.5 V) to port B (2.3 V to 5.5 V)
  • Requires no external pull-up resistors on lower voltage port A
  • Active HIGH repeater enable input disables current mirrors and current source to reduce standby power
  • Open-drain port B inputs/outputs
  • Lock-up free operation
  • Supports arbitration and clock stretching across the repeater
  • Accommodates standard-mode and fast-mode I²C-bus devices and multiple controllers
  • Powered-off high-impedance I²C-bus pins
  • Operating supply voltage range of 0.8 V to 1.5 V on port A, 2.3 V to 5.5 V on port B
  • All pins are 5 V tolerant with respect to ground pin
  • 0 Hz to 400 kHz clock frequency
  • Remark: The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater
  • ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Packages offered: TSSOP8, XQFN8

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

4 documents

Design Files

Quick reference to our design files types.

1 design file

Support

What do you need help with?