Features
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
Package
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
Sign in for a personalized NXP experience.
Battery Cell Controller, Advanced, 6 Channels, TPL, LQFP48.
HLQFP48 LQFP64, plastic, low profile quad flat package; 64 terminals; 0.5 mm pitch; 10 mm x 10 mm x 1.4 mm body.
12NC: 935269603512
Details
Order
12NC: 935269603529
Details
Order
Parameter | Value |
---|---|
Product category | 230-OTP/ROM- |
Part/12NC | PbFree | EU RoHS | Halogen Free | RHF Indicator | REACH SVHC |
---|---|---|---|---|---|
P87C51X2BA,512(935269603512) | Yes | Yes Certificate Of Analysis (CoA) | Yes | REACH SVHC | |
P87C51X2BA,529(935269603529) | No | No | - | REACH SVHC |
Part/12NC | Safe Assure Functional Safety | Moisture Sensitivity Level (MSL) | Peak Package Body Temperature (PPT) (C°) | FIT | MTBF | IR | ||
---|---|---|---|---|---|---|---|---|
Lead Soldering | Lead Free Soldering | Lead Soldering | Lead Free Soldering | |||||
P87C51X2BA,512 (935269603512) | No | 3 | 3 | 225 | 245 | 2.84 | 2.58397932816537E8 | 0.0 |
P87C51X2BA,529 (935269603529) | - | - | - | - | - | 2.84 | 2.58397932816537E8 | 0.0 |
Part/12NC | Harmonized Tariff (US)Disclaimer |
---|---|
P87C51X2BA,512 (935269603512) | 854231 |
P87C51X2BA,529 (935269603529) | 854231 |
Part/12NC | Discontinuance Notice | Last Time Buy Date | Last Time Delivery Date | Replacement |
---|---|---|---|---|
P87C51X2BA,512 (935269603512) | - | 2016-06-30 | 2016-12-31 | None |
P87C51X2BA,529 (935269603529) | - | 2012-06-30 | 2012-12-31 | None |
Part/12NC | Issue Date | Effective Date | PCN | Title |
---|---|---|---|---|
P87C51X2BA,512 (935269603512) | 2020-12-15 | 2020-12-16 | 202011011I | NXP Will Add a Sealed Date to the Product Label |
The Philips microcontrollers described in this data sheet are high-performance static 80C51 designs incorporating Philips? high-density CMOS technology with operation from 2.7 V to 5.5 V. They support both 6-clock and 12-clock operation.
The P8xC31X2/51X2 and P8xC32X2/52X2/54X2/58X2 contain 128 byte RAM and 256 byte RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.
In addition, the devices are low power static designs which offer a wide range of operating frequencies down to zero. Two software selectable modes of power reduction ? idle mode and power-down mode ? are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data. Then the execution can be resumed from the point the clock was stopped.