LPC55S6X

For best experience this site requires Javascript to be enabled. To enable on your browser, follow our accessibility instructions.

Roll over image to zoom in

The LPC55S6x MCU family is part of the EdgeVerse™ edge computing platform and builds on the world’s first general-purpose Cortex-M33 based microcontroller introduced with the LPC5500 series. This high-efficiency family, inclusive of LPC55S69JBD100, LPC55S66JBD100, LPC55S69JEV98, LPCS66JEV98, LPC55S69JBD64, LPCS66JBD64 MCUs, leverages the new Armv8-M architecture to introduce new levels of performance and advanced security capabilities including TrustZone-M and co-processor extensions. The LPC55S6x family enables these co-processors extensions and leverages them to bring significant signal processing efficiency gains from a proprietary DSP accelerator offering a 10x clock cycle reduction. An optional second Cortex-M33 core offers flexibility to balance high performance and power efficiency.

In addition, the LPC55S6x MCU family provides benefits from 40nm NVM based process technology cost advantages, broad scalable packages, and memory options, as well as a robust enablement including MCUXpresso Software and Tools ecosystem and low-cost development boards.

Data Sheet

Application Notes

Product Details

Block Diagram

LPC55S6x MCU

Get diagram PDF

Features

Arm Cortex-M33 Core

Arm Cortex-M33 processor, running at a frequency of up to 150 MHz
TrustZone, floating point unit (FPU) and memory protection unit (MPU)
Arm Cortex-M33 built-in nested vectored interrupt controller (NVIC)
Non-maskable interrupt (NMI) input with a selection of sources

Co-Processor

Arm Cortex-M33 co-processor
- Running at a frequency of up to 150 MHz
- The configuration of this instance does not include MPU, FPU, DSP, ETM, and TrustZone
- System tick timer
CASPER crypto co-processor to enable hardware acceleration for certain asymmetric cryptographic algorithms
PowerQuad hardware accelerator for (fixed and floating point) DSP functions

On-Chip Memory

Up to 640 KB on-chip flash program memory with a flash accelerator and 512-byte page erase and write
Up to 320 KB total SRAM consisting of 288 KB on the system bus and 32 KB on code bus

Security Features

Arm TrustZone enabled
PRINCE module for real-time encryption of data being written to on-chip flash and decryption of encrypted flash data during reading to allow asset protection
AES-256 encryption/decryption engine
Secure hash algorithm (SHA2) module supporting secure boot with dedicated DMA controller
Physical unclonable function(PUF) using dedicated SRAM for silicon fingerprint. PUF can generate, store, and reconstruct key sizes from 64 to 4096 bits. Includes hardware for key extraction
Random number generator (RNG)
128-bit unique device serial number for identification (UUID)
Secure GPIO
The LPC55S6x is part of the EdgeLock ^™ Assurance program.

Serial Interfaces

Flexcomm Interface contains up to nine serial peripherals. Each Flexcomm Interface can be selected by software to be a USART, SPI, I²C, and I²S interface
I²C-bus interfaces support fast-mode and fast-mode plus with data rates of up to 1 Mbit/s and with multiple address recognition and monitor mode
USB 2.0 full speed host/device controller with on-chip PHY and dedicated DMA controller supporting crystal-less operation in device mode
USB 2.0 high-speed host/device controller with on-chip high-speed PHY

Digital Peripherals

DMA0 controller with 23 channels and up to 22 programmable triggers, able to access all memories and DMA-capable peripherals
DMA1 controller with 10 channels and up to 16 programmable triggers, able to access all memories and DMA-capable peripherals
Secured digital input/output (SD/MMC and SDIO) card interface with DMA support. SDIO with support for up to two cards. Supported card types are MMC, SDIO, and CE-ATA. Supports SD2.0, and SR25
CRC engine block can calculate a CRC on supplied data using one of three standard polynomials with DMA support
Up to 64 general-purpose input/output (GPIO) pins
GPIO registers are located on the AHB for fast access. The DMA supports GPIO ports
Up to eight GPIOs can be selected as Pin Interrupts (PINT), triggered by rising, falling or both input edges
Two GPIO Grouped Interrupts (GINT) enable an interrupt based on a logical (AND/OR) combination of input states
I/O pin configuration with support for up to 16 function options.
Programmable logic unit (PLU) to create small combinational and/or sequential logic networks including state machines

Analog Peripherals

16-bit ADC with five differential channel pair (or 10 singled-ended channels), and with multiple internal and external trigger inputs and sample rates of up to 1.0 M Samples/sec. The ADC supports two independent conversion sequences
Integrated temperature sensor connected to the ADC
Comparator with five input pins and external or internal reference voltage

Timers

Five 32-bit standard general purpose asynchronous timers/counters, which support up to four capture inputs and four compare outputs. Specific timer events can be selected to generate DMA requests
One SCTimer/PWM with eight input and ten output functions (including capture and match). Inputs and outputs can be routed to or from external pins and internally to or from selected peripherals. Internally, the SCTimer/PWM supports 16 match/captures, 16 events, and 32 states
32-bit Real-time clock (RTC) with 1 s resolution running in the always-on power domain. A timer in the RTC can be used for wake-up from all low power modes including deep power-down, with 1 ms resolution
Multiple-channel multi-rate 24-bit timer (MRT) for repetitive interrupt generation at up to four programmable, fixed rates
Windowed watchdog timer (WWDT) with FRO 1 MHZ as a clock source
Micro-tick timer running from the watchdog oscillator can be sued to wake-up the device from sleep and deep-sleep modes
42-bit free running OS timer as continuous time-base for the system, available in any reduced power modes.

Clock Generation

Internal free running oscillator (FRO). This oscillator provides a selectable 96 MHz output, and a 12 MHz output (divided down from the selected higher frequency) that can be used as a system clock. The FRO is trimmed to +/- 1% accuracy over the entire voltage and temperature range
32 kHz internal free running oscillator FRO. The FRO is trimmed to +/- 1% accuracy over the entire voltage and temperature range
Internal low power oscillator (FRO 1 MHz)
Crystal oscillator with an operating frequency of 1 MHz to 25 MHz. Option for external clock input (bypass mode) for clock frequencies of up to 25 MHz
Crystal oscillator with 32.768 kHz operating frequency
PLL0 and PLL1 allows CPU operation up to the maximum CPU rate without the need for a high-frequency external clock
Clock output function with divider to monitor internal clocks
Frequency measurement unit for measuring the frequency of any on-chip or off-chip clock signal

Power-Saving Modes

Integrated power management unit (PMU) to minimize power consumption
Reduced power modes: Sleep, deep-sleep with RAM retention, power-down with RAM retention and CPU0 retention, and deep power-down
Configurable wake-up options from peripheral interrupts
The micro-tick timer running from the watchdog oscillator, and the real-time clock (RTC) running from the 32.678 kHz clock, can be used to wake-up the device from sleep and deep-sleep modes
Power-on reset (POR)
Brown-out-detect (BOD) with separate thresholds for interrupt and forced reset

Additional Information

Operating from an internal DC-DC converter
Single power supply 1.8 V to 3.6 V
JTAG boundary scan supported
Operating temperature range -40 °C to +105 °C
Available in HLQFP100, VFBGA98, and HTQFP64 packages

Product Program

EdgeLock^® Assurance

The LPC55S6x MCU, part of the EdgeLock Assurance program, is designed to meet industry standards and follows NXP's security-by-design approach.

‌ ‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌

Design Resources

Design Files

Quick reference to our design files types.

1-5of 8 design files

Receive the full breakdown. See the product footprint and more in the eCad file.

Models
IBIS files for the LPC55S6x

ZIPRev 1.1Jun 3, 2021 09:32:006.3 MBLPC55S6X-IBIS
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Models
BSDL files for the LPC55S6x

ZIPRev 1.1Jul 1, 2021 11:28:0013.2 KBLPC55S6X-BSDL
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S66JEV98

BXLRev 2Nov 5, 2021 11:33:0070.4 KBLPC55S66JEV98
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S69JBD64

BXLRev 1Mar 26, 2020 11:33:0095.8 KBLPC55S69JBD64
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S69JBD100

BXLRev 1Mar 26, 2020 11:33:00135.5 KBLPC55S69JBD100
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S66JBD64

BXLRev 1Mar 26, 2020 11:33:0095.8 KBLPC55S66JBD64
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S66JBD100

BXLRev 1Mar 26, 2020 11:33:00135.5 KBLPC55S66JBD100
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
Symbols and Footprints for LPC55S69JEV98

BXLRev 2Nov 5, 2021 11:33:0070.4 KBLPC55S69JEV98
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue