The LPC4357FET256 is an Arm Cortex-M4 based digital signal controller with an Arm Cortex-M0 coprocessor designed for embedded applications requiring signal processing. The Arm Cortex-M4 core offers single-cycle Multiply-Accumulate and SIMD instructions and a hardware floating-point unit to support signal processing while the M0 coprocessor handles I/O and digital control processing. The LPC4357FET256 includes 1 MB Flash memory, 136 kB of data memory, two High Speed USB 2.0 Host/OTG/Devices, advanced configurable peripherals such as the State Configurable Timer (SCT), Serial General Purpose I/O (SGPIO), and SPI Flash Interface (SPIFI) as well as Ethernet, LCD, an external memory controller and multiple digital and analog peripherals.
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Quick reference to our documentation types.
1-10 of 26 documents
Compact List
5 design files
Receive the full breakdown. See the product footprint and more in the eCad file.
1-5 of 6 hardware offerings
Additional hardware available. View our featured partner solutions.
Quick reference to our software types.
4 software files
Additional software available. View our featured partner solutions.
Note: For better experience, software downloads are recommended on desktop.
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 11 engineering services
To find additional partner offerings that support this product, visit our Partner Marketplace.
.svg?imwidth=300){kind=logo}
