The PCA9663 is an advanced single leader mode I²C-bus controller. It is a fourth generation bus controller designed for data intensive I²C-bus data transfers. It has three independent I²C-bus channels with data rates up to 1 Mbits/s using the Fast-mode Plus (Fm+) open-drain topology. Each channel has a generous 4352 byte data buffer which makes the PCA9663 the ideal companion to any CPU that needs to transmit and receive large amounts of serial data.
The PCA9663 is a 8-bit parallel-bus to I²C-bus protocol converter. Each channel can be configured to communicate with up to 64 followers in one serial sequence with no intervention from the CPU. The controller also has a sequence loop control feature that allows it to automatically retransmit a stored sequence.
Its onboard oscillator and PLL allow the controller to generate the clocks for the I²C-bus and for the interval timer used in sequence looping. This feature greatly reduces CPU overhead when data refresh is required in fault tolerant applications.
An external trigger input allows data synchronization with external everts. The trigger signal controls the rate at which a stored sequence is re-transmitted over the I²C-bus.
Error reporting is handled at the transaction level, channel level and controller level with a simple interrupt tree and interrupt masks allow further customization of interrupt management.
The controller and parallel bus interfaces run at 3.3 V and the I²C-bus I/Os are 5 V tolerant with logic levels referenced to a dedicated VDD(IO) input pin with a range of 3.0 V to 5.5 V.
Quick reference to our documentation types.
5 documents
Compact List
5 documents
Compact List
1 design file
