


INDEX



Index (Continued)

—A—

A0-A15 2-3
 Address Bus 2-3
 Address Registers 1-9
 Analog Ground 2-11
 AUX 2-15
 Auxiliary Input 2-15

—B—

BB 2-9
 BG 2-8
 Bit Field Manipulation Instructions . . C-11
 Bootstrap Control Logic 3-7, A-3
 Bootstrap Example, Low Cost B-2
 Bootstrap Firmware Program A-4
 Bootstrap from the External P Memory A-5
 Bootstrap from the HI A-7
 Bootstrap from the SSI0 A-6
 Bootstrap Mode 3-7
 Bootstrap Program 3-8
 Bootstrap Program Listing A-5
 Bootstrap ROM 3-7, A-3
 BR 2-7
 BS 2-5
 Bus Busy 2-9
 Bus Control Register 4-3, 4-6
 Bus Control Register (BCR) C-18
 Bus Grant 2-8
 Bus Request 2-7
 Bus Strobe 2-5

—C—

CCR 1-21
 CIE 7-7
 CLKO 2-11
 Clock Output 2-11
 Clock Synthesis Control Register .9-4, 9-5
 Codec Control Register (COCR) C-25
 Codec Status Register (COSR) C-26
 Command Vector Register 5-7
 Command Vector Register (CVR) ... C-31

Condition Code Register 1-21
 Conditional Program
 Controller Instructions C-15
 Control Register (PBC) C-27, C-29
 Control Register (PCC) C-28
 CS1-CS0 9-5
 CVR Host Command Bit 5-9
 CVR Host Vector 5-7

—D—

D0-D15 2-3
 Data ALU Instructions C-16
 Data ALU Instructions
 with One Parallel Operation .. C-9
 Data Bus 2-3
 Data Direction Register (PBDDR) .. C-27
 Data Direction Register (PCDDR) .. C-28
 Data Register (PBD) C-27
 Data Register (PCD) C-28
 DC7-DC0 7-6
 Debug Request Input 2-14
 Debug Serial Clock/Chip Status 1 .. 2-14
 Debug Serial Input/Chip Status 0 ... 2-14
 Debug Serial Output 2-14
 Division Instruction C-16
 DMA 5-12, 5-17
 DMA Mode Operation 5-18
 Double Precision
 Data ALU Instructions C-15
 DR 2-14
 DSCK/OS1 2-14
 DSI/OS0 2-14
 DSO 2-14
 DSP Programmer Considerations .. 5-23
 DSP to Host 5-20, 5-21
 Dual Read Instructions C-8

—E—

Effective Address Update C-11
 ES 7-6
 Exception Priorities within an IPL ... 1-13
 EXTAL 2-11

External Clock/Crystal Input 2-11
 External Filter Capacitor 2-11

—F—

Fractional Arithmetic 1-8

—G—

G Bus Data 1-31
 GDB 1-4
 Global Data Bus 1-4
 GNDS 2-10

—H—

H0-H7 2-11
 HA0-2 2-11
 HACK 2-12
 HC 5-9
 HCIE 5-10
 HCP 5-11
 HCR 5-9
 HCR Host Command
 Interrupt Enable 5-10
 HCR Host Flag 2 5-10
 HCR Host Flag 3 5-10
 HCR Host Receive Interrupt Enable . 5-10
 HCR Host Transmit Interrupt Enable 5-10
 HEN 2-12
 HF0 5-12, 5-13
 HF1 5-12, 5-14
 HF2 5-10, 5-17
 HF3 5-10, 5-17
 HI 5-3
 HI Programming Model 5-5
 HM1, HM0 5-14
 Host Acknowledge 2-12
 Host Address 0-2 2-11
 Host Bootstrap Example B-2
 Host Control Register 5-9
 Host Control Register (HCR) C-29
 Host Data Bus 2-11
 Host Enable 2-12

Host Interface 1-16, 5-3
 Host Port Usage 5-21
 Host Programmer Considerations . . 5-21
 Host Read/Write 2-11
 Host Receive Data Register 5-6
 Host Receive Data Register (HRX) . C-30
 Host Request 2-12
 Host Status Register 5-11
 Host Status Register (HSR) C-30
 Host to DSP 5-19
 Host Transmit Data Register 5-5
 Host Transmit Data Register (HTX) . C-30
 HR/W 2-11
 HRDF 5-11
 HREQ 2-12, 5-17
 HRIE 5-10
 HRX 5-6
 HSR DMA Status 5-12
 HSR Host Command Pending 5-11
 HSR Host Flag 0 5-12
 HSR Host Flag 1 5-12
 HSR Host Receive Data Full 5-11
 HSR Host Transmit Data Empty . . . 5-11
 HTDE 5-11
 HTIE 5-10
 HV 5-7

—I—

I/O Port Set-up 4-3
 ICR 5-12
 ICR Host Flag 0 5-13
 ICR Host Flag 1 5-14
 ICR Host Mode Control 5-14
 ICR Initialize Bit 5-15
 ICR Receive Request Enable 5-12
 ICR Transmit Request Enable 5-13
 ID3-ID0 9-5
 INIT 5-15
 Instruction Set Summary C-5
 Integer Data ALU Instructions C-16
 Integer Operations 1-8
 Interrupt Control Register 5-12
 Interrupt Control Register (ICR) . . . C-31

Index (Continued)

Interrupt Priority Levels	1-13	Mode Register	1-21
Interrupt Priority Register (IPR)	1-12, C-19, C-20, C-21	Mode Select A /External Interrupt Request A . .	2-9
Interrupt Priority Structure	1-10	Mode Select B /External Interrupt Request B . .	2-9
Interrupt Status Register	5-15	Mode Select C /External Interrupt Request C . .	2-10
Interrupt Status Register (ISR)	C-32	Modifier Registers	1-9
Interrupt Vector Register	5-17	Modulo	1-9
Interrupt Vector Register (IVR)	C-32	Move — Program and Control Instructions	C-13
Interrupts Starting Addresses and Sources	C-4	Move Absolute Short Instructions . .	C-14
INV	7-7	Move Peripheral Instructions	C-14
IPL	1-13	MR	1-21
ISR	5-15	Multiply-Accumulator	1-6
ISR DMA Status	5-17		
ISR Host Flag 2	5-17	—O—	
ISR Host Flag 3	5-17	Offset Registers	1-9
ISR Host Request	5-17	OIE	7-6
ISR Receive Data Register Full	5-16	On-chip Frequency Synthesizer Programming Model	C-23
ISR Transmit Data Register Empty . .	5-16	Opcode	1-31
ISR Transmitter Ready	5-16	Operands	1-31
IVR	5-17	Operating Mode Register (OMR) . .	C-21
IVR Host Interface Interrupts	5-18	Other Data ALU Instructions	C-17
—J—			
Jump/Branch Instructions	C-12		
—L—		—P—	
Linear	1-9	PBC	4-7
LMS Instruction	C-9	PBD	4-7
Logical Immediate Instructions	C-15	PBDDR	4-7
		PCC	4-7
—M—		PCDDR	4-7
MAC	1-6	PCR0	9-4
MC68020	1-17, 5-3	PCR0 Feedback Divider Bits	9-4
MIC	2-15	PCR0 Input Divider Bits	9-5
Microphone Input	2-15	PCR0 Power Divider Bits	9-5
MODA/IRQA	2-9	PCR1	9-5
MODB/IRQB	2-9	PCR1 CLKO Select Bits	9-5
MODC/IRQC	2-10	PCR1 Phase Select Bit	9-6
Mode 0	3-7	PD3-PD0	9-5
Mode 1	3-7	PDB	1-4
		PEREN	2-5

Peripheral Enable 2-5
 Peripherals Memory Map C-3
 Pin Allocations 2-3
 PLL Control Register (PLCR) C-22
 Port B 4-7
 Port B Control Register (PBC) 4-7
 Port B Data Direction Register 4-7
 Port B Data Register 4-7
 Port C 4-7
 Port C Control Register 4-7
 Port C Data Direction Register 4-7
 Port C Data Register 4-7
 Port C Data Register (PCD) 4-7
 Port Registers 4-6
 Power Supply Input 2-11
 Program/Data Memory Select 2-3
 PS 9-6
 PS/DS 2-3

—R—

R/W 2-5
 RD 2-5
 Read Enable 2-5
 Read/Write 2-5
 Receive Byte Registers 5-5, C-32
 Receive Data Register (CRX) C-26
 Register Transfer Conditional
 Move Instruction C-15
 Register Transfer without Parallel
 Move Instruction C-14
 REP and DO Instructions C-12
 RESET 2-10
 Reset 2-10
 Reset Circuit B-4
 Reverse Carry 1-9
 RREQ 5-12
 RSSI0 Receive Data 2-13
 RSSI0 Serial Clock 2-13
 RSSI0 Transmit Data 2-13
 RSSI1 Receive Data 2-13
 RSSI1 Serial Clock 2-13
 RSSI1 Transmit Data 2-13
 RXDF 5-16

—S—

SCK0/PC2 2-13
 SCK1/PC7 2-13
 Serial Frame Sync 0 2-13
 Serial Frame Sync 1 2-13
 SFS0/PC4 2-13
 SFS1/PC9 2-13
 Short Immediate Move Instructions C-13
 Speaker Negative Output 2-15
 Speaker Positive Output 2-15
 Special Instructions C-17
 SPKM 2-15
 SPKP 2-15
 SRD0/PC1 2-13
 SRD1/PC6 2-13
 SSI Control Register (PCC) C-33
 SSI Control Register A (CRA) C-34
 SSI Control Register B (CRB) C-34
 SSI Serial Receive Register C-33
 SSI Serial Transmit Register C-33
 SSI Status Register (SSISR) C-35
 Status Register (SR) C-18
 STD0/PC0 2-13
 STD1/PC5 2-13
 SXFC 2-11
 Synthesizer Ground 2-10
 Synthesizer Power 2-10
 System Stack (SS) 1-22

—T—

TA 2-7
 TCR Compare Interrupt Enable 7-7
 TCR Decrement Ratio 7-6
 TCR Event Select 7-6
 TCR Inverter Bit 7-7
 TCR Overflow Interrupt Enable 7-6
 TCR Timer Enable 7-8
 TCR Timer Output Enable 7-7
 TE 7-8
 Timer Architecture 7-3
 Timer Compare Register 1-16, 7-3, 7-5
 Timer Compare Register (TCPR) C-24

Index (Continued)

Timer Control Register 1-16, 7-3, 7-6
Timer Control Register (TCR) C-24
Timer Count Register 1-16, 7-3
Timer Count Register (TCTR) C-24
Timer Functional Description 7-8
Timer Input 2-12
Timer Preload Register 1-16, 7-3, 7-4
Timer Preload Register (TPR) C-24
Timer Resolution 7-8
TIN 2-12
TO2-TO0 7-7
TOUT 2-12
Transfer Acknowledge 2-7
Transfer with
 Parallel Move Instruction C-14
Transmit Byte Registers 5-5, C-32
Transmit Data Register (CTX) C-26
TRDY 5-16
TREQ 5-13
Two's-complement 1-8
TXDE 5-16

—V—

VDDA 2-11
VDDS 2-10
VDIV 2-15
Voltage Division Output 2-15
Voltage Reference Output for the A/D 2-15
Voltage Reference Output for the D/A 2-15
VRAD 2-15
VRDA 2-15
VSSA 2-11

—W—

Wait State 4-7
WR 2-5
Write Enable 2-5

—X—

XDB 1-4

—Y—

YD7-YD0 9-4

