

### 1 General description

---

FS2400 is a family of automotive safety system basis chip (SBC) devices with multiple power supply designed to support secure car access application using ultra-wide band (UWB), near-field communication (NFC) and Bluetooth Low Energy (BLE) devices while maintaining flexibility to fit other small applications requiring low power and CANFD communication.

This family of devices supports a wide range of applications, offering choice of output voltage setting, physical interface, integrated system-level features to address low-power and noise-sensitive applications with Automotive Safety Integrity Levels (ASIL) up to ASIL B.

The FS2400 integrates a battery-connected switched-mode regulator (V1) and a battery-connected linear regulator (V3) to supply microcontroller, communication devices and others. V1 offers a high-performance switching regulator capable of operating in pulse frequency modulation (PFM) mode and force pulse width modulation (FPWM) mode. The mode of operation can be changed using WAKE pins to optimize noise management.

The FS2400 is developed in compliance with the ISO 26262:2018 standard. It includes enhanced safety features, with Fail-safe output, becoming part of a full safety-oriented system, covering ASIL B safety integrity level.

The FS2400 is offered in a 5mm x 5mm 32-Ld HVQFN package with wettable flanks.

### 2 Features and benefits

---

#### Operating range

- 40 V DC maximum input voltage
- Low power OFF mode with very low sleep current and multiple wake-up sources
- Low power ON mode with HVBUCK (V1) active, HVLDO (V3) selectable by OTP and multiple wake-up sources



## Configuration report for QM OTP program ID: AF rev A

### Power supplies

- V1: High-voltage synchronous buck converter with integrated FETs. Configurable output voltage (1.9 V to 5 V) and switching frequency, output DC current capability up to 400 mA and PFM mode for low power ON mode operation
- V3: High-voltage LDO regulator for microcontroller I/O support with selectable output voltage between 3.3 V or 5 V and up to 150 mA current capability

### System support

- One CAN FD 5M following IEC 62228-3 2019 edition
- Four wake-up inputs (40 V capable): WAKEx pins, HVIO pins, CANFD or SPI activity
- Hardware ID detection capability
- One high-voltage I/O with wake-up capability (40 V capable)
- Device control via 32 bits SPI interface, with CRC
- Integrated long duration timer (LDT) and analog multiplexer (AMUX)

### Functional safety

- Developed following ISO 26262:2018 standard to fit for ASIL B applications
- Internal monitoring circuitry with its own reference
- Additional input for external voltage monitoring
- Window or timeout watchdog function to monitor the MCU software failure
- Analog built-in self-test (ABIST) on demand
- Safety outputs (RSTB, LIMP0)
- Safety input to monitor external IC state (ERRMON)

### Configuration and enablement

- HVQFN32: QFN, thirty-two pins with exposed pad for optimized thermal management, wettable flanks, 5 x 5 x 0.85 mm, 0.5 mm pitch
- Permanent device customization via one time programmable (OTP) fuse memory
- OTP emulation mode for system development and evaluation

## 3 Applications

- UWB anchors
- NFC anchors
- BEL anchors
- Combo anchors (UWB + BEL)

## Configuration report for QM OTP program ID: AF rev A

- UWB radar
- All small applications requiring low power and CAN FD
- UWB master anchors


## 4 Ordering information

Table 1. Ordering information

Type number <sup>[1]</sup>	Package		
	Name	Description	Version
MFS2401AVMAFES	HVQFN32	HVQFN32: QFN, thirty-two pins with exposed pad for optimized thermal management, wettable flanks, 5 x 5 x 0.85mm, 0.5 mm pitch	SOT617-26(D)


[1] To order parts in tape and reel, add the R2 suffix to the part number.

## 5 Power-up sequence summary



The signals depicted above are enable signals for each regulator. They don't represent the actual ramp voltage.

## 6 Hardware configuration diagram



## 7 OTP configuration

See FS2400 datasheet for parametric details. The OTP configuration summary for AF sequence ID is provided in Tables below.

**Table 2. Device OTP configuration**

Functional block	Feature	OTP selection
System configuration	Enable CAN	CAN is enabled
	Bypass Slots	Enabled
	VSUP_UV Threshold	VSUP_UVTH high threshold selected (5.7 V)
	V1UVLP Threshold	V1UVLP threshold is typical 3.07 V
Clock configuration	Enable Clock Modulation	Modulation is disabled
	Clock Modulation Configuration	Triangular modulation is selected
WAKEs configuration	WAKE2 Pull Down	WAKE2 internal pull down and pull up are disabled
	WAKE3 Pull Down	WAKE3 internal pull down and pull up are disabled
HVIO1 configuration	HVIO1 Configured As Output	HVIO1 is configured as an input
	HVIO1 Pull-up/Pull-down	HVIO1 internal pull down is disabled and pull up is enabled
	HVIO1 Pull-up Source	Pull up to VDDIO
	HVIO1 Output Default State	HVIO1 default state is ON (asserted)
	HVIO1 Power-up Slot (output)	HVIO1 polarity is changed in slot 0
	HVIO1 Polarity When Activated By a Slot	HVIO1 is turned OFF on an active slot

## Configuration report for QM OTP program ID: AF rev A

Table 3. Regulators

Functional block	Feature	OTP selection
V1 HVBUCK configuration	V1HVBUCK Power-up Slot	Slot 0
	V1HVBUCK Soft Start Ramp	Soft start is 1077 us
	V1HVBUCK Behaviour In Case Of TSD	V1 is disabled in case of TSD
	V1 BUCK Regulator Voltage In Normal Mode	5.0 V
	V1 BUCK Regulator Voltage In LPON Mode	5.0 V
	BUCK Switching Frequency	Switching frequency is 2.25 MHz
	BUCK Compensation Resistor	975 kOhm
	BUCK Compensation Capacitor	33.5 pF
	BUCK Slope Compensation	573 mV/us
	BUCK HS Slew Rate When ON	HS raising slew rate is 10 ns
	BUCK HS Slew Rate When OFF	HS falling slew rate is 10 ns
	PWM Mode Average Current Detection Threshold	Average current detection threshold is 600 mA
	PWM Mode High Side Peak Current Detection Threshold	Overcurrent (peak) threshold is 800 mA
	PFM Mode High Side Peak Current Detection Threshold	Overcurrent (peak) threshold is 700 mA
	BUCK TON Time In PFM	TON time in PFM is 305 ns
	BUCK TOFF Time In PFM	TOFF time in PFM is 250 ns
BUCK DVS Ramp Rate	5.625 mV/us	

## Configuration report for QM OTP program ID: AF rev A

	VBOS To V1 Switch In LPON Mode	VBOS to V1 switch is closed in LPON mode
	V1 BUCK Regulator Voltage Range	Range high, 3.2 V to 5.5 V, step = 0.05 V
	PFM TON Depending On Vout Settings	Select if VV1_LP greater than 4 V
	Low Side Reverse Recovery Delay	LS reverse recovery delay is 12 ns
	HS Current Sense Blanking Time	40 ns (2.2 MHz only)
	LDO Mode Detect Comparator Threshold	LDO mode detect falling threshold is 8.2 V
	BUCK Overcurrent Deglitcher Time	overcurrent deglitcher is 250 us
V3 configuration	LDO3 Power-up Slot	V3 starts and stops in slot 0
	LDO3 Behaviour In Case Of TSD	V3 is disabled in case of TSD
	V3 LDO Regulator Voltage	V3 = 3.3 V

**Table 4. Functional Safety**

Functional block	Feature	OTP selection
System configuration	LIMPO Enable	LIMPO is disabled
	LDTIM Enable	LDTIM is enabled
	ERRMON Enable	ERRMON is disabled
	ABIST Enable	ABIST checks are disabled
	First Fault Enable	DoNot GoTo FS at first fault
	Disable RSTB 8s Timer	RSTB 8s timer is disabled
	RSTB Pulse Duration	10 ms

## Configuration report for QM OTP program ID: AF rev A

	Lock The Watchdog	Watchdog is enabled normally
	FS Duration	FS state duration is 100 ms
	FS LPOFF	Automatic restart after FS state
	Disable INIT CRC	CRC is disabled
	CRC Invert	CRC calculation result is not inverted
	Disable SPI CRC Check In Debug Mode	SPI CRC is enabled while DEBUG mode
	Disable SPI CRC Check	SPI CRC is enabled
	Enable V1 Pre-warning Monitor	Monitor disabled
	V1 Overvoltage Detection	The V1 is disabled in case of OV
	V3 Overvoltage Detection	The V3 is disabled in case of OV
V0MON_RES configuration	V0MON Enable	Disabled
	V0MON Voltage Configuration	1.0 V
	V0MON Undervoltage Threshold	62 %
	V0MON Overvoltage Threshold	102.5 %
	V0MON Undervoltage Deglitcher Time	5 us
	V0MON Overvoltage Deglitcher Time	25 us
	Configure V0 UV Impact On RSTB	VMON_EXT UV Does not assert RSTB
	Configure V0 OV Impact On RSTB	VMON_EXT OV Does not assert RSTB

Configuration report for QM OTP program ID: AF rev A

V1MON_DAC configuration	V1MON Enable	Enabled
	V1MON Undervoltage Threshold	62 %
	V1MON Overvoltage Threshold	110 %
	V1MON Undervoltage Deglitcher Time	25 us
	V1MON Overvoltage Deglitcher Time	25 us
	Configure V1 UV Impact On RSTB	V1 UV asserts RSTB
	Configure V1 OV Impact On RSTB	V1 OV Asserts RSTB
V3MON_DAC configuration	V3MON Enable	Enabled
	V3MON Undervoltage Threshold	91.5 %
	V3MON Overvoltage Threshold	110 %
	V3MON Undervoltage Deglitcher Time	25 us
	V3MON Overvoltage Deglitcher Time	25 us
	Configure V3 UV Impact On RSTB	V3 UV asserts RSTB
	Configure V3 OV Impact On RSTB	V3 OV asserts RSTB

Table 5. Program ID

Functional block	Feature	OTP selection
Program ID	Program ID High	A
	Program ID Low	F

## 8 Legal information

### 8.1 Definitions

**Draft** - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Limited warranty and liability** - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem

which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Suitability for use in automotive applications** - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Export control** - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 8.2 Trademarks

**Notice:** All referenced brands, product names, service names and trademarks are the property of their respective owners.

**NXP** - is a trademark of NXP B.V.

### Contents

1 General description .....	1
2 Features and benefits .....	1
3 Applications .....	2
4 Ordering information .....	3
5 Power up sequence summary .....	4
6 Hardware configuration diagram .....	5
7 OTP configuration .....	6
8 Legal information .....	11

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP B.V. 2023 .

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 11/30/2023

Document identifier: R\_MFS2401AVMAFES