MCUXPRESSO IDE, SDK AND CONFIG TOOLS TRAINING HAND ON BASED ON LPC54608



7th Jul 2017



SECURE CONNECTIONS FOR A SMARTER WORLD

AGENDA

- MCUXpresso Software And Tools Overview
- MCUXpresso SDK
 - Web Builder
 - File Structure
- MCUXpresso IDE
 - Importing/Building
 - Debugging
- MCUXpresso Config Tool
 - Project Cloner
 - Pins Tool

1

- Clocks Tool
- LPC54608 LCD Lab, Key API and EmWin Demo



MCUXPRESSO SOFTWARE AND TOOLS OVERVIEW





MCUXpresso Software and Tools for Kinetis and LPC microcontrollers



MCUXpresso IDE Edit, compile, debug and optimize in an intuitive and powerful IDE

MCUXpresso SDK

Runtime software including peripheral drivers, middleware, RTOS, demos and more



SDK

MCUXpresso Config Tools

Online and desktop tool suite for system configuration and optimization



MCUXpresso Software and Tools

- Common toolkit across Kinetis and LPC microcontrollers
- · Easy to use
- High quality
- Shared software experience and broader portfolio support
- Offers easy migration and scalability
- Supports large ARM® Cortex®-M ecosystem
- Built on the 'best of' Kinetis SDK, LPCXpresso and Kinetis Design Studio IDEs





MCUXpresso Software & Tools — Products

Integrated Development Environment (IDE)

- Offers edit, compile, debug, and many more tools with an intuitive and powerful interface
- Brings "best of" legacy IDEs (LPCXpresso and Kinetis[®] Design Studio) together, including GNU tool integration and library, multicore capable debugger, as well as trace functionality
- Debug connections that support all Freedom, Tower[®], and LPCXpresso development boards plus industry leading commercial debug probes

Software Development Kit (SDK)

- The software framework and reference for application development with NXP's MCUs based on ARM® Cortex®-M cores
- Includes production-grade software with integrated RTOS, integrated stacks and middleware, reference software, and more
- Highest quality with MISRA compliance on all drivers; checked with Coverity® static analysis tools
- Available in custom downloads based on user selections of MCU, evaluation board, and optional software components

System Configuration Tools

- Integrated configuration and development tools for Kinetis, LPC and i.MX products
- A suite of evaluation and configuration tools that helps guide users from first evaluation to production software development
- Includes SDK builder, power estimator, pins and clocks tools
- Available in online and desktop versions





IDE

SDK

CFG


Origins of MCUXpresso Software & Tools

Kinetis and LPC SW

Independent software and tools

MCUXpresso Software and Tools

Supporting Kinetis & LPC Cortex-M MCUs



MCUXpresso IDE



Free Eclipse and GCC-based IDE for C/C++ development on Kinetis and LPC MCUs

MCUXpresso IDE							
Eclipse Framework for C/C++, extensible with many plugins							
Quickstart Panel		upport for SDK and COpen for		Peripheral View	Power Measurement		
Advanc Build Scr		ARM® cortex®-M Cores	Combined Development Perspective	Instruction Trace	SWO Trace / Profiling		
New Pro Wizar	ject d	inker and Memory onfiguration		Data Watching	FreeRTOS Kerne Awareness		
ARM GCC				ARM GDBC			
newlib	newlib nano			CMSIS- DAP	P&E	Segger	

Product Features

- Feature-rich, unlimited code size, optimized for ease-of-use, based on industry standard Eclipse framework for NXP's Kinetis and LPC MCUs
- Application development with Eclipse and GCC-based IDE for advanced editing, compiling and debugging
- Supports custom development boards, Freedom, Tower and LPCXpresso boards with debug probes from NXP, P&E and Segger
- Free Edition: Full Featured, unlimited Code Size, no special activation needed, community based support
- Pro Edition: Email IDE support, Advanced
 Trace Features




Learn more at: <u>www.nxp.com/mcuxpresso/sdk</u>

MCUXpresso SDK



The software framework and reference for Kinetis & LPC MCU application development



Product Features

Architecture:

- CMSIS-CORE compatible
- Single driver for each peripheral
- Transactional APIs w/ optional DMA support for communication peripherals

Integrated RTOS:

- FreeRTOS v9
- RTOS-native driver wrappers

Integrated Stacks and Middleware

- USB Host, Device and OTG
- IwIP, FatFS
- Crypto acceleration plus wolfSSL & mbedTLS
- SD and eMMC card support

Initiative

Reference Software:

- Peripheral driver usage examples
- Application demos
- FreeRTOS usage demos

License:

 BSD 3-clause for startup, drivers, USB stack

Toolchains:

- MCUXpresso IDE
- IAR®, ARM® Keil®, GCC w/ Cmake

Quality

- Production-grade software
- MISRA 2004 compliance
- Checked with Coverity[®] static analysis tools






MCUXpresso Config Tools



Integrated configuration and development tools for LPC and Kinetis MCUs



MCUXpresso Config Tools is a suite of evaluation and configuration tools that helps guide users from first evaluation to production software development.



SDK Builder packages custom SDKs based on user selections of MCU, evaluation board, and optional software components.



Pins, Clocks, and Peripheral tools generate initialization C code for custom board support. Features validation of inputs and cross-tool conflict resolution.



Project Generator creates new SDK projects with generated Pins and Clocks source files.



Project Cloning creates a standalone SDK project based on a example application available within SDK release.



Power Estimation tool provides energy and battery-life estimates based on a user's application model. *Available as a standalone tool for select devices.*





MCUXpresso Software and Tools

COMMON TOOLKIT FOR THOUSANDS OF KINETIS® & LPC MICROCONTROLLERS



MCUXpresso Software and Tools Additional Resources

Web pages

- MCUXpresso Software and Tools www.nxp.com/mcuxpresso
 - MCUXpresso SDK <u>www.nxp.com/mcuxpresso/sdk</u>
 - MCUXpresso IDE <u>www.nxp.com/mcuxpresso/ide</u>
 - MCUXpresso Config Tools <u>www.nxp.com/mcuxpresso/config</u>

Supported Devices

- Supported Devices Table (Community Doc)

Communities

- MCUXpresso Software and Tools -

https://community.nxp.com/community/mcuxpresso

- MCUXpresso SDK: <u>https://community.nxp.com/community/mcuxpresso/mcuxpresso-sdk</u>
- MCUXpresso IDE: <u>https://community.nxp.com/community/mcuxpresso/mcuxpresso-ide</u>
- MCUXpresso Config Tools: <u>https://community.nxp.com/community/mcuxpresso/mcuxpresso-config</u>



AGENDA

- MCUXpresso Software And Tools Overview
- MCUXpresso SDK
 - Web Builder
 - File Structure
- MCUXpresso IDE
 - Importing/Building
 - Debugging
- MCUXpresso Config Tool
 - Project Cloner
 - Pins Tool
 - Clocks Tool
- LPC54608 LCD Lab, Key API and EmWin Demo




MCUXPRESSO SDK



MCUXPRESSO SDK WEB BUILDER



MCUXpresso Homepage



https://mcuxpresso.nxp.com/en/welcome




Configuration

- What is a configuration?
 - A group of configured settings used across the MCUXpresso configuration tools (SDK builder, Pins, and Clocks)
- What is included in a configuration?
 - -SDK builder configuration settings (e.g. Board/Processor, Toolchain, Host OS, etc.)
 - Pin assignments in the Pins Tool
 - Clock initializations in the Clocks Tool
- · Configurations can be saved and shared as a .mex file



Get Started



Create a New Configuration (1/3)

	Select Conf	guration MC ×			Audrey - 🗊 X
	\leftrightarrow \Im	Secure https://mcuxpresso.nxp.com/en/select			Q ☆ S :
	NXO MCUXpresso	OVERVIEW TOOLS + MANAGE +			🕀 English + 💄 Audrey + 📮
		Create a New Configuration Search by device, board, kit name and filter by supported middleware.			
1. Type in search		Search by Name LPC54608.512 Select a Device, Board, or Kit	Image: Second	(No configuration selected)	



Create a New Configuration (2/3)

	Select Confi	guration MC ×			Audrey 🗕 🗗 🗙
	$\epsilon \rightarrow c$	Secure https://mcuxpresso.nxp.com/en/select			ର୍☆ S :
	NXO MCUXpresso	OVERVIEW TOOLS + MANAGE +			🤀 English + 👤 Audrey + 🖣
2. Make selection Configuration name automatically		Create a New Configuration Search by device, board, kit name and filter by supported middleware. Search by Name LPCS4608.512 ③ Select a Device, Board, or Kit © Boards © Processors LPCS4608.512 © Kits	Hardware Det Included Part Board(e) Device Core Type / I Memory Size	t Numbers LPC545808/51280208, LPC545808/51281180 LPCXpresso545818 LPC545808 Max Freq Contex-AMF / 180MHz	
assigned. Name can be modified		Select Configuration Specify Additional Configuration Settings configuration			

18

Create a New Configuration (3/3)

Select Conf	figuration M (×			Audrey – 🗗 X
$\leftrightarrow \rightarrow \ {\tt G}$	Secure https://mcuxpresso.nxp.com/en/select			ର୍☆ ଓ :
NXP MCUXpresso	OVERVIEW TOOLS + MANAGE +			🌐 English 🗸 💄 Audrey 🗸 👎
	Create a New Configuration Search by device, board, kit name and filter by supported middleware.		659	
	Search by Name pt:54003.512 © Select a Device, Board, or Kit V Boards V Processors LPC56003.512 V Kis	Hardware Details Included Part Number Board(s) Device Core Type / Max Freq Memory Size	LPCXpresso54608 LPC54608	
	Name your configuration UPC54080J512 Select Configuration Specify Additional Configuration Configuration Configuration			

- Select Configuration
 - Proceed to builder with default options selected for toolchain, OS, and middleware
- Specify Additional Configuration Settings
 - Select toolchain, OS, and middleware other than default.



Additional Configuration Settings


NXO

- User selects:
 - Host OS
 - Toolchain/IDE
 - Middleware
- Defaults (first session):
 - Host OS -> Windows
 - IDE -> MCUXpresso
 - Middleware -> FatFS, USB Stack*, IwIP*

Configuration Settings + ×					Audrey – 🗊 X	J
C Secure https://mcuxpresso.nx	xp.com /en/configuration-settings				୧ 🕁 💈 :	
MCUXpresso OVERVIEW TOOLS + MANAGE +					🖨 English + 💄 Audrey + 🖣	
Configuration Settings Specify included middleware, RTOS selections, and dev	elopment preferences.			1051®		
	so IDE •	Set as default	Hardware Details Included Part Numbers Board(s) Device Core Type / Max Freq Memory Size	LPC545608U5128D208, LPC545608U512ET180 LPCXpresso545818 LPC545808 Contex:M4F / 180MHz 512 KB Plash 200 KB R4M		




Additional Configuration Settings: Choose an OS






Additional Configuration Settings: Choose an IDE





Additional Configuration Settings: Choose Middleware/RTOS





Change Default Build Settings

- Select "Set as Default" to save Host OS and Toolchain to preferences
- Future configurations will use these build settings as defaults

	JXpresso OVERVIEW TOOLS	✓ MANAGE ✓			English +	👤 Bryan 🗸	P
	Configuration Setting Specify included middleware, RTOS set		1				
	Current Configuration		Hardware Details				
	FRDM-K64F 💙		Board	FRDM-K64F			
			Device	MK64F12			
	Developer Environment Settings		Core Type / Max Freq	Cortex-M4F / 120MHz 1024 KB Flash			
		s included in the SDK Download and Generated Projects	Memory Size	256 KB RAM			
	Host OS Toolchain / IDE						
	macOS - GCC ARM I	Embedded Set as default					=
		generated projects, and will impact Peripheral Tool settings					
	9 items selected	Selected Middleware					
×		CMSIS DSP Library, FatFS, ISSDK, NTAG I2C, USB stack, emWin, IwIP, mbedtls, FreeRTOS					
Feedback	Return to Overview Go to SDK I	Builder					
Privacy Polic	cy Terms of Use Contact			© 2017	NXP Semiconductors.	All rights reserve	d. 🖕




Finish Settings

X Configuratio	Configuration Settings + ×						X
← → C 🕻	Secure https://mcuxpresso.nxp.com/	en/configuration-settings			Q	☆ (s :
NXO MCUXpresso	OVERVIEW TOOLS + MANAGE +				English •	L Audr	rey 🗸 📮
	Configuration Settings Specify included middleware, RTOS selections, and development pr	Merences.		PLS .			
	Current Configuration LPC54006J512 Developer Environment Settings		Hardware Details Included Part Numbers Board(s) Device Core Type / Max Freq	LPC54808J51280206, LPC54608J512ET180 LPCXpesse54606 LPC54608 Contex/M#7 1180/Mz			
	Selections here will impact files and examples projects included in the SOK Download and Host OS Toolchain / DE Windows MCUXpresso IDE	Set as default	Memory Size	512 KB Flash 200 KB R4M			
	Select Optional Middleware Selections here will be included in your SDK download, generated projects, and will impact	Perjohenal Tool settings					
	3 items selected ·	Selected Middleware					
		FatFS, USB stack, IMP					
	Return to Overview Go to SDK Builder Jump start your configuration						




Build SDK





Download SDK






Request Build


- In some occasions, if the SDK configuration has not previously been built, "Request Build" will be displayed in place of "Download Now"
- An email notification with direct link will be sent once the build is finished

MCUXpresso overview tools + Manage +	🌐 English + 🗜 Bryan + 🛛
SDK Builder Generate a downloadable SDK archive for use with desktop MCUXpresso Tools.	Package SDK_2.2_FRDM-KL43Z has been added to builder queue
Current Configuration	Board FRDM-KL43Z FRDM-KL43Z Mathematical control con
Review SDK Details Items listed on the side panel will be included in your SDK download. These selections can be edited using the Tools-> Configurations Settings page	Core Type / Max Freq Cortex-M0P / 48MHz Memory Size 256 KB Flash 32 KB RAM SDK Details X
Click the link below to request this specific MCUXpresso SDK Build In general, SDK builds should complete within a few minutes. You will be notified via email and notifications in the upper right corner of this webpage.	SDK Version: KSDK 2.2.0 Ø API Reference Host OS: Windows Toolchain: MCUXpresso IDE
Package Name SDK_2.2_LPC54608J512	Middleware: CMSIS DSP Library, FatFS, NTAG I2C, FreeRTOS,
Building! In general, SDK builds should complete within a few minutes. However, depending on the complexity of the configuration and bandwidth of the build system, specific build may take up to 30 minutes to complete.	
Privacy Policy Terms of Use Contact	© 2017 NXP Semiconductors. All rights reserved.






Download SDK





Configurations Archive

Access Configuration Archive from Manage menu



Current configuration

Upload a configuration



Preferences

 First time users may see an error if they have not filled out profile in "Preferences" as required for export control compliance





MCUXPRESSO SDK STRUCTURE




Zip or Unzip an SDK package

- SDK packages are downloaded as .zip files
- When using 3rd party IDEs, the SDK package must be unzipped
- For SDK support in the MCUXpresso Config Tools, the SDK package must also be unzipped
- MCUXpresso IDE can import SDK packages in either zipped or unzipped format.
 Zipped SDKs:
 - When creating new projects or importing example projects, SDK source files are copied into the workspace (no linked references).
 - Unzipped SDKs:
 - When creating new projects or importing example projects, SDK source files can be copied into the workspace <u>or</u> referenced directly (linked references).
 - Requires additional time to unzip (one-time).
 - Provides speed improvement when many examples are imported to the workspace.



MCUXpresso SDK File Structure

- boards All examples and board specific files
- devices All device and driver files (headers, feature files, linker files)
- middleware stack source code



📔 fsl adc16.c 📓 fsl_adc16.h fsl_clock.c

fsl_clock.h fsl_cmp.c

35

MCUX Expresso SDK File Structure - Examples

UX SDK\SDK_2.2_FRDM-K64F\boards\frdmk64f\demo_apps\hello_wo	orld
n ▼ Burn New folder	
Data library hello_world	
Name	
鷆 armgcc	
鷆 drt	
🍌 iar	
🕌 kds	
🕌 mdk	
hello_world.bin	
☑ board.c ☑ board.h	
☐ board.n ☐ clock_config.c	
☐ clock_config.h	
hello_world.c	
👕 pin_mux.c	
📔 pin_mux.h	
📔 readme.txt	
example.xml	
hello_world.xml	

- Each example application has its own unique copy of the board, pin_mux, and clock_config files.
- Also each example also contains a precompiled .bin file for easy drag-and-drop programming
- Readme.txt contains instructions on how to run the demo and pins used



MCUXpresso File Structure - Examples

- Most configuration settings are in **board.h** file
 - UART module
 - UART baud
 - GPIO pins defined


44 /* The UART to use for debug messages. */ 45 #define BOARD_DEBUG_UART_TYPE DEBUG_CONSOLE_DEVICE_TYPE_UART 46 #define BOARD_DEBUG_UART_BASEADDR (uint32_t) UART0 47 #define BOARD DEBUG UART CLKSRC SYS CLK 48 #define BOARD DEBUG UART CLK FREQ CLOCK GetCoreSysClkFreq() 49 #define BOARD_UART_IRQ_UART0_RX_TX_IRQn 50 #define BOARD UART IRQ HANDLER UART0 RX TX IRQHandler 51 52 #ifndef BOARD_DEBUG_UART_BAUDRATE 53 #define BOARD DEBUG UART BAUDRATE 115200 54 #endif /* BOARD DEBUG UART BAUDRATE */ 55 56 /* Define the port interrupt number for the board switches */ 57 #define BOARD SW2 GPIO GPIOC 58 #define BOARD_SW2_PORT PORTC 59 #define BOARD SW2 GPIO PIN 6U 60 #define BOARD SW2 IRQ PORTC IRQn 61 #define BOARD SW2 IRQ HANDLER PORTC IRQHandler 62 #define BOARD SW2 NAME "SW2"

Default UART pins defined in pin_mux.c in BOARD_InitPins().



MCUXpresso SDK Projects

- · All source files are included in the example application projects
- Drivers are found under the **drivers** folder
- · Board specific files under the board folder
- Application specific files under source folder



MCUXpresso SDK Startup

- Reset_Handler found in \devices\<device>\<compiler>\startup_<device>.s
 Called ResetISR for MCUXpresso IDE
- SystemInit() found at \devices\<device>\system_<device>.c is used to enable cache (if available) and disable the watchdog timer.
- Then jumps to main(), and three configuration functions run:
 BOARD_InitPins();
 - -BOARD_BootClockRUN();
 - -BOARD_InitDebugConsole();



LAB 1



Lab 1 : To create a new SDK configuration online

Pre-requisites

- PC running Windows/Linux/macOS
- Internet connection
- Follow the Lab1 Hand out
- Download SDK_2.2_LPC54608J512



WALKTHROUGH INSTALLED SDK



Copy of SDK made in default path

- What happens when an SDK is dragged/dropped into the IDE?
- The Drag/Drop feature creates a copy of the SDK located at default path: C:\Users\"user_name"\mc uxpresso\SDKPackages

🕅 Installed SDKs 🛛 🗖 Properties 📮 Console 🛣 Problems 🏮 Memory 🛸 Instruction Trace 📓 SWO Trace Config

Installed SDKs 'SDK_2.x_FRDM-K64F' ('0.0.0') already added as 'folder'.

To install an SDK, simply drag and drop an SDK (zip file/folder) into the 'Installed SDKs' view.

Name	Version	Location
SDK_2.x_FRDM-K64F	2.2.0	Content And Antice Content of
✓ # SDK_2.x_LPC54608J512	2.2.0	SDK_2.x_LPC54608J512

G 🕞 🗸 🕨 Computer	Primary (C:) Users r43125 mcuxpresso	SDKPackages	1	
Organize 🔹 Include in	library ▼ Share with ▼ Burn New folder			
🜟 Favorites	Name	Date modified	Туре	Size
📃 Desktop	SDK_2.2_FRDM-K64F	24/5/2017 3:21 PM	WinZip File	65,724 KB
Downloads Recent Places OpeDrive	SDK_2.2_LPC54608J512	22/5/2017 4:43 PM	WinZip File	59,114 KB



Install an SDK: Advanced

- Add paths to "SDK search roots:" for IDE to find current or future stored SDK packages
 - Window -> Preferences -> MCUXpresso IDE -> SDK Options
- SDKs can be zipped or unzipped
- For SDKs stored outside the default location:
 - "Delete SDK" function is disabled
 - Knowledge of SDKs is per workspace
- If multiple SDKs are found for the same device in various locations, you can choose which is loaded by reordering list (top has priority)
- Note: default location for drag/drop: C:\Users\"user_name"\mcuxpresso\SDKPackag es

X Preferences		· · ·	_ D X
type filter text		SDK Options	♦ ▼ <> ▼ ▼
Task Tags Template Default Values Help Install/Update MCUXpresso IDE Debug Options (Advanced) Debug Options (Miscellaneous) Debug Probe Discovery Default Tool settings		Add SDK install locations to the following table to support in MCUXpresso IDE. SDK refresh policy on startup: Always unzip SDK zipped files when installing. Do not ask for unzipping SDK on import. Do not ask for confirmation on SDK Drag and D Refresh and recreate part info SDK search roots:	
General J-Link Options LinkServer Options LPC-Link Options LPC-Link2 SWO Trace MCU settings		C:\Users\r43125\mcuxpresso\SDKPackages	New Remove Up Down
Paths and Directories	•	 Recreate part info Hide middleware components in the SDK New F Ignore SDK flash driver and use only internal fla Import SDK multiple examples default to semih Restore Defaults 	sh driver
3		ОК	Cancel



AGENDA

- MCUXpresso Software And Tools Overview
- MCUXpresso SDK
 - Web Builder
 - File Structure
- MCUXpresso IDE
 - Importing/Building
 - Debugging
- MCUXpresso Config Tool
 - Project Cloner
 - Pins Tool
 - Clocks Tool
- LPC54608 LCD Lab, Key API and EmWin Demo



MCUXPRESSO IDE



Open MCUXpresso IDE

- Open MCUXpresso IDE on your system
- At the dialog box, enter a location for your workspace then click OK
 - Example)
 C:\NXP\MCUXpressoIDE\workspace
- Note: A workspace is a directory used to store projects that you want to actively work on during the IDE session


Clipse Lau	ncher	
	ectory as workspace	6
MCUXpresso	DIDE uses the workspace directory to store its p	references and development artifacts.
Workspace:	C:\NXP\MCUXpressoIDE\workspace	▼ <u>B</u> rowse
E Use this a Recent Wo	s the default and do not ask again rkspaces	
		OK Cancel

www.nxp.com/mcuxpresso/ide



Develop Perspective


- MCUXpresso IDE will startup in a new workspace with no projects in the Develop Perspective
- A "perspective" is a collection of different "views"
- The Develop perspective provides a single combined project management and debugging view
- In addition to the default Develop perspective, the MCUXpresso IDE also supports traditional Eclipse C/C++ and Debug perspectives






Changing the Layout of the Develop Perspective

- Layout of views within a perspective can be tailored to meet your personal needs
- For example, if we wanted to have the Registers view always visible...



Installing an SDK in the IDE


- Part support is added by installing MCUXpresso SDKs into the IDE
- Allows example projects and driver examples from SDK to be easily imported
- New project generation based on board or processor in SDK
- The IDE is only compatible with SDKs built for MCUXpresso





Install an SDK: Drag and Drop


- Drag/Drop SDK packages directly into the IDE in the Installed SDKs view
- Can drag SDK as folder or zip (archive). IDE uses separate icon for each type



 SDKs installed in the default location are shared across workspaces

NP

Inspect SDK






MCUXpresso Config Tools



Integrated configuration and development tools for LPC and Kinetis MCUs



MCUXpresso Config Tools is a suite of evaluation and configuration tools that helps guide users from first evaluation to production software development.



SDK Builder packages custom SDKs based on user selections of MCU, evaluation board, and optional software components.



Pins, Clocks, and Peripheral tools generate initialization C code for custom board support. Features validation of inputs and cross-tool conflict resolution.



Project Generator creates new SDK projects with generated Pins and Clocks source files.



Project Cloning creates a standalone SDK project based on a example application available within SDK release.




Power Estimation tool provides energy and battery-life estimates based on a user's application model. *Available as a standalone tool for select devices.*



MCUXPRESSO IDE IMPORTING/BUILDING



Import an SDK Example into the workspace




SDK examples are board specific


Boards from installed SDKs and preinstalled LPC boards



Import an SDK Example into the workspace



SDK Example Import Wizard





Copy Sources

- If copy sources is selected, files needed for example project are copied from the installed SDK into the project folder located in your workspace
- If the SDK was zipped this option would be selected automatically and greyed out
- If Copy Sources is not selected, SDK source files used in the project are linked directly from the installed SDK
- **NOTE:** Linking sources will modify the installed SDK



Sharing Projects

- If a project is built using part support from an SDK and is then exported for example to share the project with a colleague who also uses MCUXpresso IDE, then the colleague must also install an SDK providing part support for the project's MCU.
- Note: Because device support is included in the SDK, it is recommended that any required SDKs are installed before a project requiring SDK part support is imported. However, if this is not done beforehand, simply select the imported project in the project explorer and right click and select: C/C++ Build -> MCU settings ensure the correct MCU is selected and click Refresh MCU Cache.



Building an Example

LPC54114 - Develop - Welcome page - MCUXpresso IDE	
ile Edit Navigate Search Project Run Window Help	
3 ▼ 🖫 🐚 🛞 ▼ 🍕 ▼ 📓 🔍 D> 00 🔳 M 2. ⊙ 1.0 ≂ 20 10 🖷 🔍 ⊙ 40 -	٤
🗅 Project Explorer 🕮 🕏 Peripherals+ 📲 Registers 🔚 Symbol Viewer 💦 🗖 🗖	
Click project i	n
Note: After colocting o	
	🕅 Installed SDKs 🗖
project, options to build,	
clean, and debug become	CDT Build Console [
active	Performing pos
Quickstar ☆ ⋈= Global Va ☆= Variables ● Breakpoi 詰 Outline □□	arm-none-eabi-
	text dat 12516
MCUXpresso IDE (Free Edition)	12516
* Start here	
 ✓ Start here ☑ New project 	11:23:18 Build
	11:23:18 Build
New project	11:23:18 Build
 New project Import SDK example(s) 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] Debug 'lpcxpresso54608_demo_apps_hello_world' [Debug] 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] Debug 'lpcxpresso54608_demo_apps_hello_world' [Debug] Terminate, Build and Debug 'lpcxpresso54608_demo_apps_hello_world' [< m
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] Debug 'lpcxpresso54608_demo_apps_hello_world' [Debug] Terminate, Build and Debug 'lpcxpresso54608_demo_apps_hello_world' [Edit 'lpcxpresso54608_demo_apps_hello_world' project settings 	
 New project Import SDK example(s) Import project(s) from file system Build 'lpcxpresso54608_demo_apps_hello_world' [Debug] Clean 'lpcxpresso54608_demo_apps_hello_world' [Debug] Debug 'lpcxpresso54608_demo_apps_hello_world' [Debug] Terminate, Build and Debug 'lpcxpresso54608_demo_apps_hello_world' [Debug] Edit 'lpcxpresso54608_demo_apps_hello_world' project settings Quick Settings>> 	< m

View Build Status in Console

Tinstalled SE	Ks 🗖 Propertie	es 보 Console 🛛	🗈 Problems 🏮 Memor	y SInstruction Trace	SWO Trace Conf	g 📼 Power Measurement Tool	- 8
						4 f 🕄 🖬 🖬 = 🛙	k 🛃 🖳 🔻 📑 🔻
CDT Build Cor	sole [lpcxpress	o54608_demo_ap	ps_hello_world]				
Performing	post-build	steps					
arm-none-e	abi-size "l	lpcxpresso546		lo_world.axf"; #	arm-none-eabi-	objcopy -v -O binary "1	pcxpresso5
text		oss dec	hex filename				
12516	4 84	184 21004	520c lpcxpress	o54608_demo_apps	_hello_world.a>	f	
11:23:18 B	uild Finish	ned (took 6s.	693ms)				=
							-
							•
< III							•
			1		170		

d



Memory Usage in Build Console


TINSTAILED SDKs 🔲 Pro				Instruction Trace 🔚 SWO Trace Config 📼 Power Measurement Tool 🔑 🗘 🔁 📰 🔐 🚝 🖳 🚽	
INVOKING: MUU LINK		_			
-)_344\Workspace\TechDay\IDE\lpcxpresso54608_demo_apps_hello_world\libs" -X	linker -
Memory region		Region Size			
PROGRAM_FLASH:	12564 B	512 KB	2.40%		
BOARD_FLASH:	0 GB	16 MB	0.00%		
SRAM_0_1_2_3:	8488 B	160 KB	5.18%		
SRAMX:	0 GB	32 KB	0.00%		
USB_RAM:	0 GB	8 KB	0.00%		
BOARD SDRAM:	0 GB	16 MB	0.00%		
inished building	target: lpcxpres	sso54608_demo	_apps_hello_	world.axf	
nakeno-print-di	rectory post-bui	ild			
Performing post-bu					
a <u>rm-none-eabi-size</u>	"lpcxpresso5460	<pre>08_demo_apps_</pre>	hello_world.	<pre>axf"; # arm-none-eabi-objcopy -v -0 binary "lpcxpresso54608_demo_apps_hel</pre>	.lo_world
text data	bss dec	hex filena	me		
12560 4	8484 21048	5238 lpcxpr	esso54608_de	emo_apps_hello_world.axf	
					-
00:15:22 Build Fin	ished (took 6s.7	78ms)			=
					-

- · text shows the code and read-only data in your application (in decimal)
- · data shows the read-write data in your application (in decimal)
- · bss show the zero initialized ('bss' and 'common') data in your application (in decimal)
- dec total of 'text' + 'data' + 'bss' (in decimal)
- · hex hexadecimal equivalent of 'dec'



Build Results

- · Link step will generate an AXF file
 - Standard ARM Executable Format ELF/DWARF
 - MCUXpresso IDE can directly download to target
 - Post build step can be used to convert to other formats, such as binary or hex (using arm-noneeabi-objcopy)
- Linker scripts, controlling placement of code and data in memory, generated automatically by IDE
- MAP file generated by linker can be very useful too
 - Shows where code and data has been placed, and sizes of individual sections





Create Binary

- Useful for drag-and-drop programming via OpenSDA
- Right Click on .axf file: Binary Utilities -> Create Binary

v by utilities	مامام	uf farm (la]		0	BOARD InitPins();
 \$ lpcxpresso54608_demo_apps_hello_we crt_infolist.dtd LPC54608_internal_peripheral.xml LPC54608J512_part.xml 		New Open Open With	•	123	<pre>BOARD_BootClockFROHF48M(); BOARD_InitDebugConsole(); PRINTF("hello world.\r\n");</pre>
 LPC54608J512.xml Ipcxpresso54608_demo_apps_hello_wo Ipcxpresso54608_demo_apps_hello_wo Ipcxpresso54608_demo_apps_hello_wo Ipcxpresso54608_demo_apps_hello_wo Ipcxpresso54608_demo_apps_hello_wo makefile 		Copy Paste Delete Move Rename	Ctrl+C Ctrl+V Delete F2	5 5 7 3 9 8	<pre>while (1) { ch = GETCHAR(); PUTCHAR(ch); }</pre>
logo objects.mk logo sources.mk	24 24	Import Export Refresh		nsta	alled SDKs 🔲 Properties 📮 Console 🛙 🖪
 Quickstart Panel ۲۵ ۵۰۰ Global Variabl ۵۰۰۰ Va MCUXpresso IDE (Free Edition) 		Run As Debug As Profile As Launch Configurations	k k	1 P	esso54608_demo_apps_hello_world Debug presso Semihosting Telnet consol
▼ Start here		Smart update Utilities	+	Ŀ	
📕 New project	Г	Binary Utilities	+		Create hex
Minport SDK example(s)	_	Tools	+		Create binary
Import project(s) from file system	*	Run C/C++ Code Analysis			LinkServer GUI Flash programmer
Suild 'lpcxpresso54608_demo_apps_hello_wo		Team	+		Disassemble
Clean 'lpcxpresso54608_demo_apps_hello_w		Compare With Replace With			Size Strip debug symbols
Debug 'lpcxpresso54608_demo_apps_hello_v		Properties	Alt+Enter	_	Process symdefs file



Symbol Viewer

IDE - Develop - Ipcxpresso54608_demo_apps_hello_world/source/hello_world.c - MCUXpress
File Edit Source Refactor Navigate Search Project Run Window Help
💫 Project Explorer 🕴 🚪 Peripherals+ 🕮 Registers 🖆 Symbol Viewer 🛛 🕒 🖾 🗸 😑 🗖
b 🧀 drivers
Source
> 🗁 startup
b b utilities
Ipcxpresso54608_demo_apps_hello_world.axf - [arm/le]
🖹 crt_infolist.dtd
LPC54608_internal_peripheral.xml
LPC54608J512_part.xml
LPC54608J512.xml
Ipcxpresso54608_demo_apps_hello_world_Debug_library.ld
Ipcxpresso54608_demo_apps_hello_world_Debug_memory.ld
Ipcxpresso54608_demo_apps_hello_world_Debug.ld
Ipcxpresso54608_demo_apps_hello_world.bin

 Right-click .axf file in explorer, then select Tools
 > View Symbols

🗙 IDE - Develop - Welcome page - M	CUXpresso IDE		
File Edit Navigate Search Projec	t Run Window He	lp	
📑 🕶 🔚 🐚 🗞 🕶 🚳 🐳 🎋	- O - 9 - 6	≷ I► II ■	N 3. 9. R = 3
🔓 Project Explorer 🛛 🔒 Peripherals+	🕮 Registers 🖾 Symb	ol Viewer 🛛	
			🔗 🍰 🔂 🕂 🗢
Symbol	Address (Range)	Size	Flags
Ipcxpresso54608_demo_apps_hell	0_1		
> .text	(0000000-00003	12560	Local Debug
> .data	(2000000-20000	4	Local Debug
.data_RAM2	(0000000-00000	0	Local Debug
.data_RAM3	(0000000-00000	0	Local Debug
.data_RAM4	(0000000-00000	0	Local Debug
> .bss	(2000004-20000	292	Local Debug
> .uninit_RESERVED	(0000000-00000	0	Local Debug
.noinit_RAM2	(0000000-00000	0	Local Debug
.noinit_RAM3	(0000000-00000	0	Local Debug
.noinit_RAM4	(0000000-00000	0	Local Debug
> .noinit	(0000000-00000	0	Local Debug
> .heap	(0000000-00000	0	Local Debug
.heap2stackfill	(0000000-00000)	0	Local Debug
> .stack	(0000000-00000	0	Local Debug
> *ABS*	(0000000-00000	0	Local Debug
> *UND*	(0000000-00000	0	Local Debug


- Symbol viewer will move to front of view
- Expand each section to examine its symbols

S		≥ ≈ ₽►	🔳 🕅 🖪 😨 . R 🗏
🗅 Project Explorer 🛛 🕆 Peripherals+	1919 Pagistors		
	Syn Registers Syn	nbol Viewer	x - t
			🗎 🔗 🗦 🛤 🕂
Symbol	Address (Range)	Size	Flags
🛶 .text	(0000000-0000	12560	Local Debug
DbgConsole_PrintfFormattee	d 000004a0	856	Local Function
DbgConsole_PrintfPaddingC	h 0000034c	62	Local Function
DbgConsole_ConvertRadixN	u 0000038c	276	Local Function
CLOCK_SetFLASHAccessCycl	e 000009f8	52	Local Function
CLOCK_GetAsyncApbClkSrc	00000a2c	32	Local Function
POWER_DisablePD	00000a4c	46	Local Function
wdtFreqLookup	000027f8	32	Local Object
CLOCK_EnableClock	0000173c	88	Local Function
s_flexcommBaseAddrs	0000281c	40	Local Object
- 4 ClI	00000044	20	1
IDE - Develop - Welcome page - MCU	Xpresso IDE		anna dhanna an

Registers			♣ ♣ ▽	6
Symbol	Address (Range)	Size	Flags	
.data_RAM2	(0000000-000	0	Local Debug	
.data_RAM3	(0000000-000	0	Local Debug	- ľ
.data_RAM4	(0000000-000	0	Local Debug	
🔺 🔺 .bss	(20000004-200	292	Local Debug	
s_debugConsole	20000004	16	Local Object	
s_PII_Freq	20000014	4	Local Object	
s_Usb_PII_Freq	20000018	4	Local Object	
s_Audio_PII_Freq	2000001c	4	Local Object	
s_flexcommIrqHandler	20000020	40	Local Object	1
s_flexcommHandle	20000048	40	Local Object	
errno	20000070	4	Global Object	
_ebss	20000128	0	Global	
_bss	20000004	0	Global	



New Project for Board (Defaults)



New Project for Board


X SDK Wizard __ 🗆 🗙 G Configure the project Project name: LPC54608 Project Project name suffix: 4. Select ✓ Use default location **Default Board files** ation: C:\workspace\MK64FN1M0xxx12_Project Browse... Device Packas Project Type **Project Options** Board MK64FN1M0VDC12 Empty board files C Project C++ Project Enable semihost MK64FN1M0VLL12 Default board files C Static Library C++ Static Library CMSIS-Core Adds initialization MK64FN1M0VLO12 Copy sources code in board OS driver a 🗹 🦋 utilities R type to filter type to filter type to filter \rightarrow files for pins, . Name Vers... Name Vers... Name Vers... 🔽 🚳 baremetal 1.0.0 adc16 2.0.0 V lebug_cons 1.04 clocks, and Adds debug_console Clock 2.1.0 hotifier 1.0.0 2.0.0 shell 1.0.0 amo 🌆 debug console support for board 2.0.1 🔂 cmt 2.0.0 V 💀 common Crc 2.0.1 🚯 dac 2.0.1 dmamux 2.0.2 2.1.4 dspi 2.1.1 🚯 edma 211 🔒 enet ? <u>F</u>inish Next > Cancel < <u>B</u>ack Adds drivers to support 5. Select Next to initialization continue

New Project Advanced Settings


	SDK Wizar	d							
						N			
	X Adva	nced project settings							
		ibrary Settings						Library	
		type (and hosting variant) Use floating point version of print		emihost-nf) Nano: Use floating point	version of printf		_		
		Use character rather than string ba		Nano: Use floating point				Selection	
		ct SDK "PRINTF" to C library "printf		6 Cho	ck box t	\sim			
		t printf/scanf to UART							
		Memory Configuration Memory details			print to serial port			Momony	
	Type Flash	Name PROGRAM_FLASH	Alias Flash	Location 0x0	Size 0x100000	Driver FTFE_4K.cfx		Memory	
— , ,,	RAM	SRAM_UPPER	RAM	0x20000000	0x30000		Edit	Configuration	
Floating	RAM	SRAM_LOWER FLEX_RAM	RAM2 RAM3	0x1fff0000 0x14000000	0x10000 0x1000			Conngaration	
Point									
FOIL	Inc	re settings							
Setup		ng Point type FPv4 (HardABI)					•		
Ootup	- MCU C C								
	Language	standard Compiler default					•		
Compilor									
Compiler									
selection									
	?				< <u>B</u> ack Ne	ext > Einish	Cancel		
						7. C	lick		
67						_ ::			
01						Finis	511	-	

Changing Project Settings

Open the Properties for the "myproj" project via the Quickstart Panel



Or use "Properties" entry on Project Explorer rightclick menu or press Alt-Menu (Windows)



Change optimization level, click OK, then trigger a build

None (-00) None (-00) Optimize (-01) Enable Link-time optin Optimize more (-02) Optimize most (-03) Optimize for size (-Os Optimize for debug (-Og)

Default Build at -O0

Building target: LPC54608J512_Project.axf Invoking: MCU Linker arm-none-eabi-gcc -nostdlib -L"C:\Users\nxp73360\Documents' Used Size Region Size %age Used 2.96% 15512 B 512 KB Ø GB 16 MB 0.00% 8496 B 160 KB 5.19% Ø GB 32 KB 0.00% Ø GB 8 KB 0.00% Ø GB 16 MB 0.00% Finished building target: LPC54608J512_Project.axf


Project changed to -Os

arm-none-eabi-gcc -nostdlib -L"C:\Users\nxp73360\Documen Used Size Region Size %age Used 12756 B 512 KB 2.43% Ø GB 16 MB 0.00% 8496 B 160 KB 5.19% 32 KB 0.00% Ø GB Ø GB 8 KB 0.00% Ø GB 16 MB 0.00% Finished building target: LPC54608J512 Project.axf

Note : We have only changed the application, not library projects

68

Import Project from File System




Import project(s) from file	system	the second		
Import project(s) from Select a directory to search		se projects.		
Projects:				
hot Jpcxpresso54608 Options Copy projects into work		hot_lpcxpresso546	08_pin&clk_config/)	Select All Deselect All Refresh
Working sets Add project to working Working sets:				► New Select
0	< Back	Next >	Finish	Cancel




Library Variants

- Libraries are provided in number of variants, with different underlying "stub" providing support functions:
 - None
 - Smallest footprint. Excludes low-level file I/O
 - For Newlib, excludes memory handling functions
 - Nohost and Nohost-nf
 - Provides memory handling functions and some file I/O.
 - However, it assumes no host, and so file I/O will do nothing
 - Semihost-nf (no files)
 - Reldlib only
 - Similar to Semihost but only supports 3 standard built in streams (stdin, stdout, stderr)
 - Reduces memory overhead, but application cannot open files
 - Semihost
 - Full functionality
 - I/O resources are on the host side
- More C library information at:
 - <u>http://community.nxp.com</u> (MCUXpresso IDE FAQs)



C/C++ Library Selection

- C projects
 - Default to Redlib
 - C90 library, with some C99 extensions
 - Optimized for code size
 - Select use of integer printf in wizard
- C++
 - Default to Newlib
 - Provides C++ support, plus full C99
 - Can switch C projects to use Newlib if required
- MCUXpresso also supports "Newlib-Nano"
 - Code size optimized version of Newlib
 - Can switch C or C++ projects to use this
 - Integer only printf by default enable floating point in Linker options





Change to UART Console

 If user forgets to check the box to redirect printf/scanf to UART, can change in project via the Quick Settings:

🗙 Import SDK exar	89	Defined symbols [frdmk64f_demo_apps_hello_world Debug]		DT Build Console [frdmk64f_demo_
Import project(s	8	Undefined symbols [frdmk64f_demo_apps_hello_world Debug]		
🔏 Build 'frdmk64f_	è	Include paths [frdmk64f_demo_apps_hello_world Debug]		makeno-print-directory pc Performing post-build steps
🧹 Clean 'frdmk64f	8	Library search paths [frdmk64f_demo_apps_hello_world Debug]		arm-none-eabi-size "frdmk64f
🏇 Debug 'frdmk64	89	Libraries [frdmk64f_demo_apps_hello_world Debug]		text data bss
🎋 Terminate, Build	ß	SDK Debug Console	•	Semihost console
🛞 Edit 'frdmk64f c	ß	Set Floating Point type	•	S UART console
	2	Set library/header type	•	trizencu (toc
🚇 Export project(s)	to ar	chive (zip)	-	•

Verify setting in Project Settings->Preprocessor that SDK_DEBUGCONSOLE=1


Tool Settings 🎤 Build steps 骨	Build Artifact 📄 Binary Parsers 📀 Error Parsers			
MCU C Compiler Dialect Preprocessor Includes Optimization Debugging Warnings Warnings Warnings Warnings Warnings Warnings Warnings World Assembler @ General @ Architecture & Headers WCU Linker @ General @ Libraries MCU Linker @ General @ McU Linker @ McU Linker @ McU Linker @ General @ McU Linker @ Mc	Duild Artifact Build Artifact Build Artifact Do not search system directories (-nostdinc) Preprocess only (-E) Defined symbols (-D) CR_INTEGER_PRINTF DEBUG PRINTF_FLOAT_ENABLE=0 SCANF_FLOAT_ENABLE=0 SCANF_FLOAT_ENABLE=0 SCANF_ADVANCED_ENABLE=0 FROM_K64F FREEDOM SDL/DEBUGCONSOLE_UART MCUXPRESS0 USE_CMSIS CPU_MK64FNIM0VLL12_cm4 CPU_MK64FNIM0VLL12 REDLIB	-	÷.	£
A Shared Library Settings	SDK_DEBUGCONSOLE=1			



MCUXPRESSO IDE DEBUG




Start a Debug Session



Note: By default, selecting "Debug" will trigger a build before the debug session is launched, so it is not required to run a "build" first



Debug Perspective




Run Controls

75

Stopped At Main()


- Image downloaded to flash and execution started
 - Default breakpoint set on function main()
- Debug View displayed automatically
 - Shows / controls current scope and target (multicore)
 - Run controls are on main toolbar
- But before you begin to run the code ...





Debug: Step Over

🍛 We	elcome 🖻 hello_world.c 🛛 🖻 pin_mux.c
48	***************************************
49⊝	/*!
50	* @brief Main function
51	*/
529	<pre>int main(void)</pre>
53	
54	char ch;
55	
56	/* Init board hardware. */
57	<pre>BOARD_InitPins();</pre>
58	<pre>BOARD_BootClockRUN();</pre>
59	<pre>BOARD_InitDebugConsole();</pre>
60	
61	<pre>PRINTF("hello world.\r\n");</pre>
62	
63	while (1)
64	{
65	<pre>ch = GETCHAR();</pre>
66	PUTCHAR(ch);
67	}
68	}



NP

Debug: Step Into Function

_	elcome 🚺 hello_world.c 🛿 🖻 pin_mux.c
48 100	/*!
50	* @brief Main function
51	*/
 52⊝	<pre>int main(void)</pre>
53	
54	char ch;
55	
56	/* <u>Init</u> board hardware. */
57	BOARD_InitPins();
► 58	BOARD_BootClockRUN();
59	BOARD_InitDebugConsole();
60	
61	<pre>PRINTF("hello world.\r\n");</pre>
62	
63	while (1)
64	{
65	ch = GETCHAR();
66	PUTCHAR(ch);
67	}
68	3

	1879	/**************************************
	188	* Code for BOARD_BootClockRUN configuration
	189	***************************************
	190 ^e	void BOARD_BootClockRUN(void)
	191	{
	192	/* Set the system clock dividers in SIM to safe value. */
۵	193	CLOCK_SetSimSafeDivs();
	194	<pre>/* Initializes OSCO according to board configuration. */</pre>
	195	CLOCK_InitOsc0(&oscConfig_BOARD_BootClockRUN);
	196	CLOCK_SetXtal0Freq(oscConfig_BOARD_BootClockRUN.freq);
	197	/* Configure the Internal Reference clock (MCGIRCLK). */
	198	CLOCK_SetInternalRefClkConfig(mcgConfig_BOARD_BootClockRUN.irclkEnableMode,
	199	<pre>mcgConfig_BOARD_BootClockRUN.ircs,</pre>
	200	<pre>mcgConfig_BOARD_BootClockRUN.fcrdiv);</pre>
	201	/* Configure FLL external reference divider (FRDIV). */
	202	CLOCK_CONFIG_SetFllExtRefDiv(mcgConfig_BOARD_BootClockRUN.frdiv);
	203	/* Set MCG to PEE mode. */
	204	CLOCK_BootToPeeMode(mcgConfig_BOARD_BootClockRUN.oscsel,
	205	kMCG_PLLCLkSelPLL0,
	206	<pre>&mcgConfig_BOARD_BootClockRUN.pll0Config);</pre>
	207	/* Set the clock configuration in SIM module. */
	208	CLOCK_SetSimConfig(&simConfig_BOARD_BootClockRUN);
	209	/* Set SystemCoreClock variable. */
	210	SystemCoreClock = BOARD_BOOTCLOCKRUN_CORE_CLOCK;
	211	}






Debug: Step Return

	187	*************************************
	188	* Code for BOARD_BootClockRUN configuration
	189	***************************************
	190	void BOARD_BootClockRUN(void)
	191	{
	192	<pre>/* Set the system clock dividers in SIM to safe value. */</pre>
ľ	193	CLOCK_SetSimSafeDivs();
	194	/* Initializes OSC0 according to board configuration. */
	195	CLOCK_InitOsc0(&oscConfig_BOARD_BootClockRUN);
	196	
	197	/* Configure the Internal Reference clock (MCGIRCLK). */
	198	CLOCK_SetInternalRefClkConfig(mcgConfig_BOARD_BootClockRUN.irclkEnableMode,
	199	<pre>mcgConfig_BOARD_BootClockRUN.ircs,</pre>
	200	<pre>mcgConfig_BOARD_BootClockRUN.fcrdiv);</pre>
	201	/* Configure FLL external reference divider (FRDIV). */
	202	CLOCK_CONFIG_SetFllExtRefDiv(mcgConfig_BOARD_BootClockRUN.frdiv);
	203	/* Set MCG to PEE mode. */
	204	CLOCK_BootToPeeMode(mcgConfig_BOARD_BootClockRUN.oscsel,
	205	kMCG_PIICIkSelPII0,
	206	<pre>&mcgConfig_BOARD_BootClockRUN.pll0Config);</pre>
	207	/* Set the clock configuration in SIM module. */
	208	CLOCK_SetSimConfig(&simConfig_BOARD_BootClockRUN);
	209	/* Set SystemCoreClock variable. */
	210	<pre>SystemCoreClock = BOARD_BOOTCLOCKRUN_CORE_CLOCK;</pre>
	211	}







Registers, Local Variables, and Memory Views

Registers View:

 CPU registers are displayed. Will highlight in yellow when contents update

ြဲ Project Explorer 🚡 Peripherals+ 👫	Registers 🛛 🖾 Symbol Viewer	20 at E
Name	Value	Description
▲ 🛗 MK64FN1M0xxx12 (cortex-m4)		frdmk64f_demo_apps_hello_world.axf
1888 rO	0x0000000	
300 r1	0x200000E0	
1000 r2	0x00000402	
1111 r3	0x000001D4	
1000 r4	0x000001D4	
¹⁰¹⁰ r5	0x0000000	
1000 r6	0x0000000	
300 r7	0x2002FFF0	
¹⁰¹⁰ r8	0x0000000	
889 r9	0x0000000	
^{ዘዝ} r10	0x0000000	
1919 r11	0x0000000	
^{ዘዘየ} r12	0x0000000	
1889 sp	0x2002FFF0	
1010 lr	0x00000243	
1889 pc	0x0000858	

Variables View:

- In-scope local variables displayed
- Locals displayed will change as move up and down the call stack

U Quick (X)= Globa	(x)= Varia 🔀	◎ Break	Be Outline	- 0
		×.	⇒ti 🖂 🗗	2
Name	Туре		Value	
(×)= port_state	uint32_t		8515	
Ied_config	gpio_pin_c	onfig_t	{}	

Memory View:

- Add address to display view of memory contents starting at that location

🕅 Installed SDKs 🔲 Properties	🕒 Console Problems	6 I Memory ⊠	Note:	SWO Trace Con	📼 Power Measure 🔗 Search
					📑 🛃 📑 👐 🐨
Monitors	🕂 🗱 🕷 0x0 : 0x0 < Tra	ditional> 🛛 🕴	New Renderings		
♦ 0x0	0×00000000	20030000 000	000205 00000251 0	0000255 00000259	QY
	0x00000014	0000025D 000	000261 00000000 0	0000000 00000000]a
	0x00000028	00000000 000	000265 00000269 0	0000000 0000026D	e m
	0x0000003C	00000271 000	0005A5 000005AD 0	00005B5 000005BD	q¥µ%
	0x00000050	000005C5 000	0005CD 000005D5 0	00005DD 000005E5	ÅíÕÝå



				Select symbols.	
he "Add global	e Global Variables I variables " buttor Variables 22 (*)= Variables • Breakpoi		. ▼	Name g_pfnVectors g_xtal0Freq g_xtal32Freq mcgConfig_BOARD_BootClockRUN oscConfig_BOARD_BootClockRUN s_debugConsole s_fastIrcFreq s_slowIrcFreq s_uartBases s_uartClock s_uartBases s_uartClock s_uartIsr simConfig_BOARD_BootClockRUN V SystemCoreClock	Address Size 0x0000000 408 0x2000020 4 0x2000024 4 0x00003758 8 0x2000002 16 0x2000000 16 0x2000000 4 0x000000 4 0x0000002 24 0x0000028 24 0x2000004 4 0x20000028 24 0x2000004 4 0x2000008 4 V2000008 4
() Quick ()	Globa ☆ (×)= Varia			0	OK Cancel
Variable (x)= SystemC	Туре	Value 12000000		2) Scroll down a	nd select

3) SystemCoreClock global is now visible in the Expressions View

Add a Global Variable

2) Scroll down and select"SystemCoreClock", which willhold the main CPU clock speed



Peripheral	Address	Description
SYSMPU	0x4000d000	Memory protection unit
E SysTick	0xe000e010	System timer
🔲 🛃 SystemControl	0xe000e000	System Control Block
🔽 🛃 UARTO	0x4006a000	Serial Communication Interface
R UART1	0x4006b000	Serial Communication Interface
E Z UART2	0x4006c000	Serial Communication Interface
E 🔁 UART3	0x4006d000	Serial Communication Interface
E Z UART4	0x400ea000	Serial Communication Interface
E 🔁 UART5	0x400eb000	Serial Communication Interface
E 🔚 🔁 USBO	0x40072000	Universal Serial Bus, OTG Capable Con
E Z USBDCD	0x40035000	USB Device Charger Detection module
E REF	0x40074000	Voltage Reference
E k WDOG	0x40052000	Generation 2008 Watchdog Timer
FLEX_RAM	0x14000000	RAM: size=0x100 (0k)
PROGRAM_FLASH	0x0	Flash: size=0x400 (1k)
SRAM_LOWER	0x1fff0000	RAM: size=0x100 (0k)
SRAM_UPPER	0x20000000	RAM: size=0x100 (0k)

🎁 Installed SDKs 🗔 Properties 📮 Console 🖹 Problems 🔋 Memory 🛛 🦠 Instruction Trace 🎆 SWO Trace Con... 📼 Power Measure... 🖋 Search 👘 🗖 🖹 🛃 🛄 🛄 📑 👘 🛨 🕂 🗱 🙀 (UART0: 0x4006a000 [MK64FN1M0xxx12] 🖄 🔶 🔶 New Renderings... Monitors UART0 [MK64FN1M0xxx12] Register Address Value 0x4006a000 ▲ 3 UARTO ⊳ IIII BDH 0x4006a000 0x0 ⊳ iiii BDL 0x4006a001 0x41 ▷ 888 C1 0x4006a002 0x0 ⊳ 1888 C2 0x4006a003 0xc ⊳ 888 S1 0x4006a004 0xc0 ⊳ 👯 S2 0x4006a005 0x0 ⊳ ## C3 0x0 0x4006a006 ⊳ 1010 D 0x4006a007 0x0 ▶ 1010 MA1 0x4006a008 0x0 ▷ 1111 MA2 0x4006a009 0x0 ⊳ 1010 C4 0x4006a00a **0**x3 ⊳ 888 C5 0x4006a00b 0x0 ⊳ IIII ED 0x4006a00c 0x0 IIII MODEM 0x4006a00d 0x0 lili IR 0x4006a00e 0x0

- In Peripherals View, click checkbox next to peripheral to select it

- This will open the peripheral in the Memory View
- Expand the peripheral to see details of registers



Sharing Projects

- If a project is built using part support from an SDK and is then exported for example to share the project with a colleague who also uses MCUXpresso IDE, then the colleague must also install an SDK providing part support for the project's MCU.
- Note: it is recommended that any required SDKs are installed before a project requiring SDK part support is imported. However, if this is not done, simply select the imported project in the project explorer and right click and select: C/C++ Build > MCU settings ensure the correct MCU is selected and click Refresh MCU Cache.







Lab 2 : To import SDK example and run in MCUXpressor

• Pre-requisites

- Boards
 - OM13092(LPCXpresso54608)
- Software
 - SDK_2.2_LPC54608J512 : https://mcuxpresso.nxp.com/en/welcome
 - MCUXpresso IDE: <u>http://nxp.com/mcuxpresso/ide</u>
 - Terminal Software (like TeraTerm or PuTTY)
 - mbed Serial Driver: https://developer.mbed.org/handbook/Windows-serial-configuration
 - Need to install with the board plugged in. Only need to do once per computer.
- Follow Lab 2 instruction



AGENDA

- MCUXpresso Software And Tools Overview
- MCUXpresso SDK
 - Web Builder
 - File Structure
- MCUXpresso IDE
 - Importing/Building
 - Debugging
- MCUXpresso Config Tool
 - Project Cloner
 - Pins Tool
 - Clocks Tool
- LPC54608 LCD Lab, Key API and EmWin Demo



MCUXPRESSO CONFIG TOOLS



Configurations

- What is a configuration?
 - A group of settings used across the MCUXpresso configuration tools (Pins, Clocks, and Project Generator)
- SDK provides configurations to start development with specific to the board or processor.
- Users can import a configuration, modify clocks and pin settings, and export the configuration.
- If no SDK is selected, default configurations for boards and processors are available.
- Configurations can be saved and shared as a .mex file



MCUXPRESSO CONFIG TOOLS PROJECT CLONE



Configuration Tool Wizard


Create a new configuration Select SDK Package Select an SDK Point to SDK Start development with the selected MCUXpresso SDKv2 Package (SDK can be obtained at http://mcuxpresso.nxp.com) to build Select SDK folder wnloads\SDK_2.2_LPC54608J512 Browse... installation Create new configuration configurations Use this option to create empty configuration for selected processor/board/kit/template or create configuration from existing SDK example project. folder Clone an example project Select this option if you want example project with all sources for selected toolchain. The project will not be editable using MCUXpresso Config Tools. Start development without an MCUXpresso SDK Package (unzipped) Use this option if you have not downloaded an SDK package yet. Tool will be limited to only Pins and Clocks Tools. It is possible to specify SDK path later. Start a configuration < Back Finish Cancel Next > Once finished, select Continue

Creating a New Configuration using SDK

- New Board Configuration
 - -Board-specific pin initialization (e.g. UART, LEDs, etc.)
 - Board-specific clock initialization (e.g. External OSC)
- Example Based Board Configuration
 - Pin initialization specific to board and example (e.g. I2C, SPI, etc.)
 - Clock initialization specific to board and examples
- Processor Based Board Configuration
 - Empty pin initialization
 - Supports reset clock configuration



Create a New Configuration




MCUXPRESSO CONFIG TOOLS PINS TOOL



Pins Tool Views

Package view



Package View


- Provides overview of package
- Available peripherals are indicated inside the package
- Pin names are listed next to each pin
- Color Coding:
 - Green indicates pin/peripheral is routed
 - Yellow indicates pin/peripheral is currently selected
 - Red indicates an error
 - Light grey indicates pin/peripheral is available but is not currently routed

		-		Zo	om Rotate Switch Package	
IPackage ⊠					000	~
Unrouted Pin						
	ADC0 CTIMER1 DMA0	CAN0 CTIMER2 DMIC0	CAN1 CTIMER3 EMC	CTIMER0 CTIMER4 ENET		
	FLEXCOMM0	FLEXCOMM1	FLEXCOMM2	FLEXCOMM3		Ξ
	FLEXCOMM4	FLEXCOMM5 FLEXCOMM9	FLEXCOMM6 GPIO	FLEXCOMM7		
	PINT	RTC	SCTO	SDIF		
	SMARTCARDO	SMARTCARD1	SPIFIO	SUPPLY		
Unused peripheral	UTICKO	SYSCON	USBFSH	USBHSH		
	I PC	5/608 I512ET18	0 RGA 180 par	lano		-



Pins View

- Provides a table of all the pins for the device / package
- Pins are listed by number and name
- Signals available for each pin are listed in columns across the pin's row
- The checkbox next to the pin name indicates whether the pin is routed



Signal routed to pin

96




emove	e r	ΌW	Add	row							
₽ R	loute	ed Pins								4	
typ	e filt	ter text									
R		·	3 😰 🛆 💌								
#		Peripheral FLEXCOMM0	Signal	Route to FC0_RXD_SDA_MOSI	Label U24[13]/P0_29-ISP_FC0_RXD	Identifier ISP_FC0_RXD	Direction Not Specified	Mode	Invert Disablec		
		FLEXCOMM0		FC0_TXD_SCL_MISO	U24[12]/P0_30-ISP_FC0_TXD	ISP_FC0_TXD			Disablec		
P	20	SWD	SWO	SWO	U16[12]/SWO_TRGT	SWO_TRGT	Output	Inactive	Disablec		
							· · ·			Click on fields	5
										to modify	
•				Ш					•	Add function	
во	ARE	LeitPins O	×							Add function	
Func	ŧi	ons									

- · View shows table of every routed pin
- 'Functions' are used to group a set of routed pins
- Functions create code which can be called by the application.



Functions


- Functions in Routed Pins View are used to generate functions in source code
- Pins that are routed in the Routed pins view will be initialized in the corresponding function in the source code





Labels and Identifiers


- Board and kit configurations have predefined pin labels and identifiers
- Label
 - Can be defined for any pin for easy identification
- Identifier
 - Used to generate the #define in the pin_mux.h file
 - Can be modified in Pins View





Peripherals View

- Displays list of all peripherals of device
- Expand peripheral to see available signals
- Peripherals with marks in checkbox have signals routed





Sources View

- The pins tool modifies and creates code in pin_mux.c and pin_mux.h files
- The pin configuration info is stored in YAML format
- YAML code is not intended for user modification

```
*Pins - hello world.mex (LPC54608J512)
File Edit Tools Pins Views Help
  💵 Registers 📄 Log 🖻 Sources 🖾
pin mux.c pin mux.h
   A
   * Function Name : BOARD InitPins
    * Description : Configures pin routing and optionally pin electrical features.
   void BOARD_InitPins(void) { /* Function assigned for the Core #0 (ARM Cortex-M4) */
    CLOCK_EnableClock(kCLOCK_Iocon);
                                                       /* Enables the clock for the IOCON block. 0 = Disable; 1 = Enable.: 0x01u */
    const uint32_t port0_pin10_config = (
      IOCON_PIO_FUNC6
                                                       /* Pin is configured as SWO */
      IOCON PIO MODE INACT
                                                       /* No addition pin function */
      IOCON_PIO_INV_DI
                                                       /* Input function is not inverted */
      IOCON_PIO_DIGITAL_EN
                                                       /* Enables digital function */
      IOCON PIO INPFILT OFF
                                                       /* Input filter disabled */
      IOCON PIO OPENDRAIN DI
                                                       /* Open drain is disabled */
    IOCON PinMuxSet(IOCON, PORT0 IDX, PIN10 IDX, port0 pin10 config); /* PORT0 PIN10 (coords: P2) is configured as SW0 */
    const uint32 t port0 pin29 config = (
      IOCON_PIO_FUNC1
                                                       /* Pin is configured as FC0_RXD_SDA_MOSI */
      IOCON_PIO_MODE_INACT
                                                       /* No addition pin function */
      IOCON_PIO_INV_DI
                                                       /* Input function is not inverted */
      IOCON PIO DIGITAL EN
                                                       /* Enables digital function */
      IOCON_PIO_INPFILT_OFF
                                                       /* Input filter disabled */
      IOCON_PIO_SLEW_STANDARD |
                                                       /* Standard mode, output slew rate control is enabled */
      IOCON PIO OPENDRAIN DI
                                                       /* Open drain is disabled */
    IOCON PinMuxSet(IOCON, PORT0 IDX, PIN29 IDX, port0 pin29 config); /* PORT0 PIN29 (coords: B13) is configured as FC0 RXD SDA MOSI */
    const uint32_t port0_pin30_config = (
      IOCON_PIO_FUNC1
                                                       /* Pin is configured as FC0_TXD_SCL_MISO */
      IOCON_PIO_MODE_INACT
                                                       /* No addition pin function */
      IOCON_PIO_INV_DI
                                                       /* Input function is not inverted */
      IOCON_PIO_DIGITAL_EN
                                                       /* Enables digital function */
      IOCON PIO INPFILT OFF
                                                       /* Input filter disabled */
      IOCON_PIO_SLEW_STANDARD
                                                       /* Standard mode, output slew rate control is enabled */
      IOCON_PIO_OPENDRAIN_DI
                                                       /* Open drain is disabled */
    );
    IOCON PinMuxSet(IOCON, PORTØ IDX, PIN30 IDX, port0 pin30 config); /* PORTØ PIN30 (coords: A2) is configured as FC0 TXD SCL MISO */
   * FOF
```



Register View

- Shows Register name, current value, and value at Reset
- Recently updated fields are highlighted in yellow

	Log 🖸 Sources	
	Show modified	registers only
ype filter text		
leg. Name	Set Value	Reset Valu
> INPUTMUX_DM		
> INPUTMUX_DM		
> INPUTMUX_DM	A_I 0x0000001	f 0x?????f
> INPUTMUX_DM	-	
> INPUTMUX_DM		
> INPUTMUX_DM	-	
> INPUTMUX_DM	-	
> INPUTMUX_DM		
> INPUTMUX_DM		
> INPUTMUX_DM		
> INPUTMUX_DM	-	
> INPUTMUX_DM	-	
> INPUTMUX_DM		
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_[0x0000001	f 0x??????f
> INPUTMUX_DM	-	
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????1
> INPUTMUX_DM	A_I 0x0000001	f 0x??????f
> INPUTMUX_DM	A_I 0x0000001	f 0x?????f
> INPUTMUX_DM	A_I 0x0000001	f 0x??????f
> INPUTMUX_DM	A_I 0x0000001	f 0x?????f
> INPUTMUX_DM	-	
> INPUTMUX_DM	A_I 0x0000001	f 0x?????f
> INPUTMUX_DM	A_I 0x0000001	f 0x?????f
> INPUTMUX_DM	-	
> INPUTMUX_DM	A_C 0x000001	
NPUTMUX DM		f 0x??????f
	III	•



Problems View

Problems 🛛					
type filter text					
Level	Issue	Origin	Target	Resource	Туре
😣 Error	Specified SDK path does not exist: ""	Project Generator		SDK Path	Tool problem
😣 Error	Project name "" is invalid, expecte	Project Generator:core0		Project name	Tool problem
Warning	'XTAL0' (Pins tool id: OSC.XTAL0,	Clocks: BOARD_BootClockRUN	Pins: BOARD_Freedom_InitButtons	OSC.XTAL0	Validation
Warning	'XTAL0' (Pins tool id: OSC.XTAL0,	Clocks: BOARD_BootClockRUN	Pins: BOARD_Freedom_InitLEDs	OSC.XTAL0	Validation
Warning	'XTAL0' (Pins tool id: OSC.XTAL0,	Clocks: BOARD_BootClockRUN	Pins: BOARD_InitOSC	OSC.XTAL0	Validation
	IVTALOU (Disesteral ide OCC VTALO	Classics BOARD, ResetClassicRUN	Diam DOADD THEFT	OCC VTALO	Malt Jaking

- Level Lists the severity of the problem: Information, Warning, or Error.
- **Issue** Description of the problem.
- **Origin** Information on the dependency source.
- Target Lists the tool that handled the dependency and where it should be fulfilled.
- Resource Lists the resource which is related to the problem,. For example, the signal name, the clock signal, and so on.
- Type The type of the problem. It is either the validation that is



Export Source Files

- Export a configuration to a pin_mux.c and pin_mux.h file
- Includes functions with initialization for routed pins in configurations
- Accessed from menu:
 - File->Export
 - Can also access by selecting the export icon in the Sources view
- Select directory to export pin_mux.c and pin_mux.h


	export
	🕼 Registers 📄 Log 🖸 Sources 🛛 🔰 🗖
•	pin_mux.c pin_mux.h
	*/ Export
	<pre>/*FUNCTION************************************</pre>
	* Description : Configures pin routing and optionally p *
Ξ	*END***********************************

xport Pins Source Files	
o directory: C:\MCUXpressoIDE_Lab\frdmk64f_driver_examples_gpio_led_output	ut\board Browse
Cortex-M4F	
Export	
C:\MCUXpressoIDE_Lab\frdmk64f_driver_examples_gpio_led_output\board\Pro	oject1\board Browse
R Confirm save	
	inish Cancel
Do you want to replace following file(s)?	inish Cancel
Do you want to replace following file(s)?	inish Cancel

MCUXPRESSO CONFIG TOOLS CLOCK TOOL




Clocks Tool Views



Clocks Diagram View


- Provides a block diagram of the clock generation for the device
- Solid lines indicate connections between elements
 - Dark lines indicate currently active clock paths
 - Gray lines indicate inactive clock paths
- Clock settings can be edited within the diagram
- When an active clock output is selected (e.g. Core clock), the clock path highlights in blue





Elements of Clock Diagram

- Clock Source
 Provides a clock frequency
- Multiplexer
 - Selects between clock options




- Prescaler
 - Divides clock frequency
- Clock Output
 - Marks the clock signal output



Elements of Clock Diagram (cont)

- FLL (Frequency Locked Loop)
 - Multiplies an incoming frequency by a given factor



PLL


/ 12 * 25

100 MHz

- PLL (Phase Locked Loop)
 - Contains pre-divider and thus is able to divide/multiply with a given value.

Clock Component


 Group of clock elements surrounded with a border. The clock component usually corresponds to the processor modules or peripherals.






Details View: Overview

- The details for any element in the block diagram are displayed in the Details view when selected in the diagram
- The MCG component is selected in the figure to the right. The details for clocks, mux settings, and dividers in the MCG are shown in the details view





Details View: Clock Path Details



- Clock path details are shown in the Details View when a clock output is selected (in Clock Diagram or Clock Table)
- The Details view shows information for each element in the clock path (e.g. OSC, PLL, mux selections, divider settings)



Clocks Table View

- Provides overview of the clocking system and its current state
- Available clock sources are shown in the left panel
- Clock outputs and their current frequencies are shown in the right panel

File Edit Tools Clocks Viev E Clocks Table 🛿 🕽 Clocks D					- 0	🗉 🗉 Details 🛃 Sources 🛿 👪 Registers 🗘 Module Clocks 📄 Log	
Clock Sources			Clock Outputs			clock_config.c clock_config.h	
Name	Available	Value	Name	Lock Value	Accuracy		
Internal FAST JRCLK SLOW_IRCLK IRC48M LPO External © OSC (System Oscillator) © RTC32KHz	2	4 MHz 32.768 KHz Inactive 1 KHz 50 MHz Inactive Inactive Inactive	Core clock System Core clock System clock FlexBus clock FlexBus clock ElexBus clock ElexEnter MCGIRCLK MCGFFCLK OSCERCLK ERCLK32K RTC_CLKOUT MCG PLL/FLL_C48M clock LPO clock IRC48MCLK USB FS clock Trace clock input ENET IEE 1_tamp clock SDHC clock CLKOUT(FB_CLK)	☐ 120 MHz 120 MHz 60 MHz 60 MHz 24 MHz 2 MHz 1.56 MHz 1.56 MHz 1.56 MHz Inactive Inactive	±0.1%	<pre>/* How to setup clock using clock driver function t. CLOCK_SetSimSafeDivs, to make sure core clo and flash clock are in allowed range during 2. Call CLOCK_Osc@Init to setup OSC clock, if 3. Set MCG configuration, MCG includes three p internal reference clock(MCGIRCLK). Follow 1). Call CLOCK_BootToXxxMode to set MCG to 2). If target mode is FBI/BLPI/PBI mode, th correctly. For other modes, need to cal explicitly to setup MCGIRCLK. 3). Don't need to configure FLL explicitly, mode, then FLL has been configured by t if the target mode is DFE/PBE/PEI/PBI mode, th to flt mode, in FBI/BLPI/PBI mode, th to correctly. For other modes, need to cal explicitly to setup MCGIRCLK. 3). Don't need to configure FLL explicitly, mode, then FLL has been configured by t if the target mode is DFE/PBE/PEI/PBI mode, th to flt mode, in FBE/FB be enabled independently, call CLOCK_En * 4. Call CLOCK_SetSimConfig to set the clock co // /* TEXT BELOW IS USED AS SETTING FOR TOOLS """ IndlobalInfo processor: MKGAFMIMbycx12 mcu_data: ksdk2_0 processor.version: 0.0.6 board: FRUM-K64F "" Code successfully generated. </pre>	ck, bus clock r it is us arts: Fl the step target r e MCGIRG l CLOCK becausche funct FLL is then th I/FEE/Ff ablePllG
un Mode RUN 👻 MCG M	lode PEE (PLL Eng	aged External) 👻				A Problems 🛙	
No problems detected							
						type filter text Level Issue Origin	



Locked Settings

- Lock lcon indicates that a setting (that may be automatically adjusted by the tool) is locked to prevent any automatic adjustment.
- If the setting can be locked, they are automatically locked when you change the value.
- To add/remove the lock manually, use the pop-up menu command Lock/Unlock.

C	lock Outputs			
	Name	Lock	Value	Accuracy
	∃ System			
L_	Core clock		120 MHz	
⊢	System clock		120 MHz	
⊢	Bus clock		60 MHz	
→	FlexBus clock		40 MHz	±0.1%
⊢	Flash clock		24 MHz	
HB	Peripheral			
	MCGIRCLK		2 MHz	
→	MCGFFCLK		1.56 MHz	
⊢	OSCERCLK		50 MHz	
	ERCLK32K		Inactive	
	RTC_CLKOUT		Inactive	
l →	MCG PLL/FLLC48M clock		120 MHz	



Dependency Arrows

- Arrows between the Clock Sources and Clock Outputs indicate dependency
- Arrows lead from the clock source used for the selected output
- Arrows lead to clock outputs that are using the signal from the same clock source (as selected output)

Concentration Concentration <thconcentration< th=""> <thconcentration< t<="" th=""><th>Const Output Const Output <thconst output<="" th=""> Const Output <thc< th=""><th>ile Edit Tools Clocks Views Help</th><th></th><th></th><th></th><th></th><th></th><th></th></thc<></thconst></th></thconcentration<></thconcentration<>	Const Output Const Output <thconst output<="" th=""> Const Output <thc< th=""><th>ile Edit Tools Clocks Views Help</th><th></th><th></th><th></th><th></th><th></th><th></th></thc<></thconst>	ile Edit Tools Clocks Views Help							
Name Local Value Name Local Value Conserved FAST DICK 4 MHZ System color 120 MHZ million SCOW, RCK 4 MHZ 32768 MHZ System color 120 MHZ million DO 1 MHZ System color 0 MHZ million 1 LOCK Statissing Follows, to make sure core clock, bus MCG Clock-Collado 1 MHZ Bus clock 40 MHZ million 1 LOCK Statissing Follows, to make sure core clock, bus MCG Clock-Collado 1 MHZ Bus clock 40 MHZ Statissing Follows, to make sure core clock, bus MCG Clock-Collado 1 MHZ Bus clock 40 MHZ Statissing Follows, to make sure core clock, bus MCG Clock-Collado 1 MHZ Basche MCGRCKK 1 Statissing Follows, to sate sure core clock, bus MCG Clock-Collado 1 MACRACK 1 Statis Statissing Follows, to sate sure core clock, bus MCG RUK MCGRCKK 1 Statis Statissing Follows, to sate sure core clock, bus MCG RUK MCGRCKK 1 MKZ MCGRCKK 1 MKZ Statissing Follows MCGRCKK 1 MKZ 1 MKZ MCGRCKK MCGRCKK 1 MKZ 1 MKZ MCGRCKK MCGRCKK 1 MKZ 1 MKZ MCGRCKK MCGRCKK	ame Lock Aurury AdSidue Aurury Aurury Aurury AdSidue Aurury System Solo Solo AdSidue Aurury Solo Solo Solo SQU JELX Bacche Solo Solo Solo SQU Solo Datche Bacche Solo Solo Solo SQS Gottand Datche MCGRUX Solo Solo <td< th=""><th>Clocks Table 🛛 🕻 Clocks Diagram</th><th></th><th></th><th></th><th>- 0</th><th>E Details Sources 🛛 🕅 Registers O Module Clocks D Log</th><th>-</th></td<>	Clocks Table 🛛 🕻 Clocks Diagram				- 0	E Details Sources 🛛 🕅 Registers O Module Clocks D Log	-	
Internal AST_RCLK 4 MHz * System * Source (Section 1) * System * System * Source (Section 1) * Source (Section 2) * Source (Section	Jaccand 4 MAz SATURUK 327 Bitz MCK M 327 Bitz SCAM bactive JUD 128 Mitz SCAM bactive UP 14Hz Bornal 9 Stema dock IPO LiFt Bacdock USB dock input 9 Mitz IPO Stock (IPO Lift) 9 Mitz <t< th=""><th></th><th></th><th></th><th></th><th></th><th>clock_config.c clock_config.h</th><th>1</th></t<>						clock_config.c clock_config.h	1	
Identical ************************************	Internal System System Stat Bick & 4 MHz Stat Bick & 20 MHz Stat Bick & 20 MHz System clock Stat MHz I. Clock SetSinsFeDixs, the make sure core clock, bit Bickel & Backke Backel System clock Stat MHz I. Clock SetSinsFeDixs, the make sure core clock, bit Bickel & Backke System clock Stat MHz Stat Bick Stat Bick Stat Bick INSCE Systedition) Stat Bick Backke Stat Bick Stat Bick Stat Bick USB clock input Backke Stat Bick MCGRC K Stat Bick Stat B		Value	Name Loc	k Value	Accuracy	/*		
FAST_DICLK 4 MHz • Core dock iii 100 MHz 1015 SIOW_RICK 3278 MHz System dock 120 MHz 1. CLOCK_SetSinSinFoBixs, to make sure core clock, bus IRCLSM Inactive Bus clock 60 MHz 1. CLOCK_SetSinSinFoBixs, to make sure core clock, bus IPO 18Hz Fash clock 40 MHz 1. CLOCK_SetSinSinFoBixs, to make sure core clock, bus IPO 18Hz Fash clock 40 MHz 1. CLOCK_SetSinSinFoBixs, to make sure core clock, bus IBOC (Syste_Initian Stream) So MHz 1. Set MEG 2. Call CLOCK (Soc0Init to setup OSC clock, if if is u IBOCK (Syste_Initian Stream) MCSGRCK 2. MHz 3. Set MEG 3. Set MEG IBOCK (Syste_Initian Stream) MCSGRCK 50 MHz 1. SetUp MSC (Soc0Init to setup MSC incluse the parts: F IBOCK (Syste_Initian Stream) MCSGRCK 50 MHz 1. SetUp MSC (Soc0Init to setup MSC incluse the Parts: F IBOCK (Syste_Initian Stream) MCSGRCK 1. SetUp MSC incluse the MSC incluse the Parts: F 1. SetUp MSC incluse the Parts: F IBOCK (Syste_Initian Stream) IDO of MAR 1. SetUp MSC incluse the MSC incluse th	FAST_RICK 4 Miz for stock iii 100 Miz iiii SOW_RICK 3208 Bitz bactor iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	Internal		System			* How to setup clock using clock driver functions:		
BCLEM in addie - Bud dock 60 Mdz - and flash clock are in allowed range during clock IPO 18'z - Rad dock 24 Mdz 24 Mdz - 2. Call CLOCK_Sos@init to setup SSC clock, if it is u ISOC (SytzCallino) - Nation<	BCCARI backine UD 1142 Exerual • Backok 60 Mirz Exerual • Backok 20 Mirz • Bradicok 20 Mirz • Br	FAST_IRCLK	4 MHz	Core clock	120 MHz	±0.1%	*		
UD 1 bits Presban dock 40 Mitz 2. Call CLOCK_OseDinit to setup OSC clock, if it is us USG (Syste_dilator) S 50 Mitz Presban dock 20 Mitz 3. Set KG configuration, KG includes three parts: F WSC (Syste_dilator) Indehe McGRCLK 20 Mitz 3. Set KG configuration, KG includes three parts: F WSC (Syste_dilator) Indehe McGRCLK 20 Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRCLK 20 Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRCLK 20 Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRLK 20 Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRLK Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRLK Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRLK Mitz 3. Set KG configuration, KG includes three parts: F USG dockingst Indehe McGRLK Mitz 3. Set KG configuration, KG includes three parts: F	100 164z 164z 40 M4z 2. Call CLOCK_OscOlnit to setup OS Cubck, if it is 626 Oytsdilato) So MHz 164z 2. Kell CLOCK_OscOlnit to setup OS Cubck, if it is 826 Oytsdilato) Bactice MCGBACK 2. MHz 3. Set MG configuration, MG includes three parts: internal reference clock/(KGRIRUS). Follow the st MCGBACK 2. MHz 3. Set MG configuration, MG includes three parts: internal reference clock/(KGRIRUS). Follow the st MCGBACK 2. MHz 3. Set MG configuration, MG includes three parts: internal reference clock/(KGRIRUS). Follow the st MCGBACK 2. MHz 3. Set MG configuration, MG includes three parts: internal reference clock/(KGRIRUS). Follow the st MCGBACK 2. MHz 3. Set MG configuration, MG includes three parts: internal reference clock/(KGRIRUS). Follow the st US dock input 10. Call CLOCK_Boothat cost MG cost input MCGBACK SolMtz 3. Methe ERCLASH 3. Methe BCGRACK 3. Methe BCGRACKK 3. Methe BCGRACKK 3. Methe BCGRACKK 3. Methe BCGRACKK	SLOW_IRCLK	32.768 kHz	→ System clock	120 MHz				
LPO 1 bit Perbai cock Perbai cockock Perbai cockock	LDO 1 bit Fledus dock 40 Mitz Ebenal * 668 dock 24 Mitz * 2. call CLOCK_OscBnit to setup OSC clock, if it is Setup OSC is Setup OSC clock, is Setup OSC is Setup OSC clock, is	IRC48M	Inactive	→ Bus clock	60 MHz			lock	
iterational	Han dok ZMM2 MCG Mode PEC (PLL Engaged External) MCG Mode TEX (PLL Eng	LPO	1 kHz	→ FlexBus clock	40 MHz				
WRGTAG2942 Indechoe MCGRICIK 2 M42 internal reference clock(MCGTRICK), follow the stere USB dockinput USB dockinput Internal reference clock(MCGTRICK) 10, Call CLOCK_BootToXxeMode to set MCG to target ENET ISB8 clockinput Internal reference clock(MCGTRICK), Follow the stere MCGT to target 1), Call CLOCK_BootToXxeMode to set MCG to target ENET ISB8 clockinput Internal reference clock(MCGTRICK), Follow the stere MCGT to target 2). If target mode is FBI/BUI/PBI mode, the MCGT to call CLOCK ENET ISB8 clockinput Internal reference clock(MCGTRICK), Follow the stere MCGT to call CLOCK 2). If target mode is FBI/BUI/PBI mode, the MCGT to call CLOCK ENET ISB8 clock input Internal reference clock(MCGTRICK), Follow the stere MCGT to call CLOCK 2). If target mode is not FBI/BUI/PBI mode, the MCGT to call CLOCK USB FS clock 10 MHz 3). Don't need to configure FIL explicitly, becaus mode is not FIL mode, the FIL is Internal reference clock(MCGTRICK), Follow the stere MCGT to call CLOCK USB FS clock 10 MHz 4). If target mode is not FIL mode, the FIL is Internal reference clock (MCGTRICK), Follow the stere MCGT to call CLOCK setSimConfig to set the clock configure is the clock configu	WRCG32kiz Junche MCGRCuK 2 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Junche MCGRCuK 25 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Junche MCGRCuK 25 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Junche MCGRCuK 25 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Junche MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Junche MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Decision MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Decision MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Decision MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Decision MCGRCuK 26 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput USB dockinput Decision 20 Miz internal reference clock(WCGRCuK), Follow the st USB dockinput Trae c	External		→ Flash clock	24 MHz		* 2. Call CLOCK_OSCOINIT to setup OSC CLOCK, 1+ 1t	: 15 U	
INRC32342 Internal reference clock(MKGJRCLK), Follow the stell USB dockinput Internal reference clock(MKGJRCLK), Follow the stell USB dockinput Internal reference clock(MKGJRCLK), Follow the stell USB dockinput Internal reference clock(MKGJRCLK), Follow the stell ENET IS88 dockinput Internal reference clock(MKGJRCLK), Follow the stell INCGRUX Souther INCGRUX Internal reference clock(MKGJRCLK), Follow the stell INCGRUX Internal reference clock to set MGG	Imachine MCGRCLK 2.Miz internal reference clock(MCGRCLK). Follow the st USB dok.input District Bactive MCGRCLK 15.6Miz 1). Call CLOCK_BootTokowhode to set KK to target PREVI3X8 ENET 1588 dok.input Bactive MCGRCLK 15.6Miz 1). Call CLOCK_BootTokowhode to set KK to target PREVI3X8 ENET 1588 dok.input Bactive MCGRCLK 10. Miz 1). Call CLOCK_BootTokowhode to set KK to target PREVI3X8 ENET 1588 dok.input Doct reference CLOCUT Bactive RTC_CLOCUT 10. Miz WCG PLUT_LCARM to bactive WCG PLUT_LCARM to bactive 3). Don't meet to configure the st wode, then FLL has been configured by the fLL if the target ande is not FLL explicitly, becau mode, then FLL has been configured by the fLL if target ande is not FLL explicitly. Becau mode, then FLL has been configured by the fLL if target ande is not FLL explicitly. Call CLOCK_FREMEPER independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independently.call CLOCK_FREMEPERE independent	OSC (Systecillator)	50 MHz	➡ ■ Peripheral			* 3 Set MCG configuration, MCG includes three par	ts: F	
ENET IS88 dock input bactive back of the bactive bactive bactive bactive bactive bactive bactive bactive back of the back back of the back back back back back back back back	ENET 1588 clock input Inactive OCCERTIX SOMHz SECURAT Sometime CLORU Inactive CLORU Inactive CLORU Inactive CLORU Inactive Control Inactive Control Inactive Control Inactive Control Inactive Inactive Inactive Control Inactive Control Inactive Somet need to configure FIL explicitly, beam modes, need to call CLOC explicitly to setup MCGRELK. Somet need to configure FIL explicitly, beam modes, need to configure FIL explicitly, beam mode, in the LL mode to the fIL in the configure FIL explicitly in the anget mode is net FIL independently, call CLOCK_BootToxcMode to the fIL independently call CLOCK_BootToxcMode to the fIL independent independent independent independent independent independent i		Inactive	MCGIRCLK	2 MHz				
ENET IS88 dock input bactive back of the bactive bactive bactive bactive bactive bactive bactive bactive back of the back back of the back back back back back back back back	ENET 1588 clock input Inactive OCCERIUX SOMHz SECURAT Sometime CLORU Inactive CLORU Inactive CLORU Inactive CLORU Inactive Control Inactive Control Inactive Control Inactive Control Inactive Inactive Inactive Control Inactive Control Inactive Somet need to configure FIL explicitly, beam modes not integet mode is FBI/RUT/PBI mode, the MGI Inactive Somet need to configure FIL explicitly, beam Inactive Somet need to configure FIL explicitly, beam Somet need to configure FIL explicitly, beam Inactive Somet need to configure FIL explicitly, beam Somet need to configure FIL explicitly to set the clock configure Somet need to configure FIL explicitly to set the clock configure Clock SoMHz Somet need to configure FIL explicitly to set the clock configure Clock SoMHz Somet need to configure FIL explicitly to set the clock configure Clock Somet neemble independently, call CLORUE processom were		Inactive	→ MCGFFCLK	1.56 MHz		*		
BRCUS2X Inactive 2). If target mode is FBT/BLPI/PBI mode, the MCGR RTC_CLKOUT RTC_CLKOUT Inactive 2). If target mode is FBT/BLPI/PBI mode, the MCGR correctly. For other modes, need to call CLCK explicitly to setup MCGRLK. LPO dock 120 MHz 3). Don't need to configure FLL explicitly, becaus mode, the FLL Most to setup BCUCK because mode, the FLL Most to setup BCUCK BootCockode. 3). Don't need to configure FLL explicitly, becaus mode, the FLL Most to setup BCUCK BootCockode. SDPC dock 120 MHz 4). If target mode is FEF/BEF/FEI/PBI mode, the HL Is setup BCUCK BootCockode. SDPC dock S0 MHz 50 MHz SDPC dock S0 MHz 50 MHz CLKOUT(FB_CLK) 40 MHz 4). If target mode is FEF/BEF/FEI/PBI mode, the HL Is setup BCUCK BootCockode. CLKOUT(FB_CLK) 40 MHz 4). If target mode is PEF/BEF/FEI/PBI mode, the HL Is setup BCUCK BootCockode. Three dock input 50 MHz 50 MHz CLKOUT(FB_CLK) 40 MHz 4). If target mode is PEF/PEF/PEI/PBI mode, the MCIR setup BCUCK BootCockode. Three dock input 50 MHz 50 MHz CLKOUT(FB_CLK) 40 MHz 4). If target mode is PEF/PEI/PBI mode, the MCIR setup BCUCK BootCockode. CLKOUT(FB_CLK) 40 MHz 4). If target mode is PEF/PEI/PBI mode, the MCIR setup BCUCK BOOTCockode.	FR(L3X) machine RTC_CLKOUT machine RTC_CLKOUT machine RTC_CLKOUT machine RTC_CLKOUT machine RTC_CLKOUT machine RC43MLK machine LPO dock 120 Miz LPO dock 120 Miz USB Stock 48 MHz Tase dockinput 120 Miz ENTERLIAMP dock 50 MHz ENTERLIAMP dock 50 MHz SDFC dock 50 MHz CLKOUT(FB_CLK) 40 MHz The colock map 10 Cock_setSimOnfig to set the clock configur T/F TERLMINEXCL2 package_id: MKGFHINMXL12 mu data: KASL2 0 mu data: KASL2 0 processor: KKGF1 mu data: KASL2 0 mu data: KASL2 0 mu data: KASL2 0 processor: KKGF1 mu data: KASL2 0 processor: KKGF1 mu data: KASL2 0 processor: KKGF1 mu data: KASL2 0 processor: KKGF1 <td< td=""><td></td><td>Inactive</td><td>→ OSCERCLK</td><td>50 MHz</td><td></td><td>* 1). Call CLOCK_BootToXxxMode to set MCG to ta</td><td>irget i</td></td<>		Inactive	→ OSCERCLK	50 MHz		* 1). Call CLOCK_BootToXxxMode to set MCG to ta	irget i	
NTC_LIKOUT mache 2). If target mode is FBJ/ABC/FDI Models, med to call LLCK MCG_MOL MCG_MOL 120 MHz correctly, to setup MGLRELK. LPO dok 11kiz mache mode, Ruh 3). Don't need to configure BL explicitly, becaus mode, then the mode is need to configured by the function of the mode is need to configured by the function of the mode is need to configure BL explicitly, becaus mode, then the mode is need to configure BL explicitly, becaus mode, then the mode is need to configured by the function of the mode is need to configure BL explicitly, becaus mode, then the setup by CLOCK_BootToKcoMode. In FBE/FBL/FPI mode is need to configure BL explicitly. Trace clock input 120 MHz 4). If target mode is need to configure BL explicitly, becaus mode, then the setup by CLOCK_BootToKcoMode. In FBE/FBL/FPI mode is need to configure BL explicitly. SDHC clock 50 MHz 4). If target mode is need to configure BL/FBL/FPI mode is need to configure BL/FBL/FPI mode. SDHC clock 50 MHz 4). Clock SSIMonfig to set the clock configure at the clock setup is not clock setup. MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged External) Mode RUN MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged External)	 A. Call CLOCK of the mode is PEr/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEr/PEI mode, the FACI is a set of the mode is per/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI/PEI mode, the fACI is a set of the mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI mode, the fACI is a set of the clock configur if the target mode is per/PEI/PEI/PEI/PEI/PEI/PEI/PEI/PEI/PEI/PEI			ERCLK32K	Inactive		*	мести	
MCG RUN V MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged External) Porblems detected MCG Mode PEE (PLL Engaged External) MCG Mode PEE (PLL Engaged Exte	 MGG PL/FLLC48M clock 120 MHz LDO Clock 11 kHz LDO Clock 11 kHz LDO Clock 11 kHz RC48MCLK Inactive SB Clock 48 MHz Tace clock input 120 MHz ENET IEEE Lamp clock 50 MHz ENET RHIL clock 50 MHz SDH Clock 50 MHz SDH Clock 50 MHz CLKOUT (FB_CLK) 40 MHz A. Call CLOCK SetSimConfig to set the clock configure // TEXT EELOW IS USED AS SETTING FOR TOOLS ************************************				Inactive				
LPO dock 1 kHz IRC48MCLK Inscrive ISB IS dock 48 MHz Trace dock Input 120 MHz ENTITEEL Lamp dock 50 MHz SDHC dock 50 MHz CLKOUT(FB_CLK) 40 MHz * CKOUT(FB_CLK) 40 MHz * CKOUT(FB_CLK) 40 MHz * Total cLock_sots. 50 HHz * CLCK_SetSimConfig to set the clock configure * CLCK_SetSimConfig to set the clock configure * Total clocks v3.0 processor, WG6FHUM9VL12 resort WG6FHUM9VL2 resort WG6FHUM9VL2 reaction in Mode RUN * MCG Mode PEE (PLLEngaged External) * * problems sit *	n Mode RUN V MCG Mode PEE (PLL Engaged External) * problems detected I USG Mode PEE (PLL Engaged External) * problems detected I USG Mode PEE (PLL Engaged External) * Provide The Test Test Test Test Test Test Test Tes				120 MHz			CLUCK	
IN Comparison IN Comparison<	NCG Mode / PEC /PLE Ingaged External) NCG Mode / PEC /PLE Ingaged External) Problems detected NCG Mode / PEC /PLE Ingaged External) Problems detected So MCG Mode / PEC /PLE Ingaged External) Provide State of the state of						*		
I USB PS clock 48 MHz if the FLL has been configured by the function if the target mode is DFE/PBE/PEI/PBI mode, then FLL has been configured by the function if the target mode is DFE/PBE/PEI/PBI mode, then FLL has been configured by the function if the target mode is DFE/PBE/PEI/PBI mode, then FLL has been configured by the function if the target mode is DFE/PBE/PEI/PBI mode, then FLL has been configured by the function if the target mode is DFE/PBE/PEI/PBI mode, then FLL has been configured by the function if the target mode is DFE/PBI/PEI/PBI mode, then FLL has been configured by the function is DFL clock 50 MHz. I SDHC clock 50 MHz c	I USB PS clock: 48 MHz Trace clock input 120 MHz Trace clock input 120 MHz ENET RML clock 50 MHz SDLC clock 50 MHz CLKOUT (FB_CLK) 40 MHz 4. Call CLOCK_SetSimConfig to set the clock configur 7 TEXT BELOW IS USED AS SETTING FOR TOOLS FOR TOOLS FOR Mode FEE (PLL Engaged External) Problems detected In Mode RUN IN MCG Mode PEE (PLL Engaged External) Problems detected In Mode RUN IN MCG Mode PEE (PLL Engaged External) In MCG Mode PEE (PLL Engaged External)<								
In Trace clock input 120 MHz In Mode RUN V MCG Mode PEE (PLL Engaged External) V In Mode RUN V MAR V In Mode RUN V MAR V In Mode RU	In Mode RUN V MCG Mode PE (PLL Engaged External) V problems detected								
PNFT RM Lock S0 MHz Style by CLOCK BootToXx040e. In BPE/BPI/BE/IPI mode, then t ENST RM Lock S0 MHz SDM-C dock S0 MHz CLKOUT(FB_CLK) 40 MHz (LKOUT(FB_CLK) 40 MHz (LKOUT(FB_CLK) 40 MHz (LKOUT(FB_CLK) 40 MHz (LKOUT(FB_CLK) 40 MHz (LKOUT (FB_CLK) 40 MHz	A. Call CLOCK_SetSimConfig to set the clock configure setup by CLOCK_BootOxided. In FRYFERUTER: SDUC clock S0 MHz SDUC clock S0 MHz CLKOUT(FB_CLK) 40 MHz 4. Call CLOCK_SetSimConfig to set the clock configure // TEXT BELOW IS USED AS SETTING FOR TOOLS ***********************************						* if the target mode is not FLL mode, the F	LL is	
ENET FMILdook \$0 MHz SDHC clock \$0 MHz SDHC clock \$0 MHz SDHC clock \$0 MHz CLOCUT(FB_CLIC) CLOCUT(FB_CLIC) \$0 MHz CLOCUT(FB_CLIC) \$0 MHz CLOCUT(FB_CLIC) CLOCUT(FB_CLIC) \$0 MHz CLOCUT(FB_CLIC)	ENET RML clock S0 MHz SOH Kz So						* () If tanget made is DEF (DET (DET rade t	han t	
SDMHz S	SDHC dock SD Miz SDHC dock CLKOUT(FB_CLK) 40 MHz * be enabled independently, call CLOCK_EnableDi * 4. (call CLOCK_SetSimConfig to set the clock configur // * TEXT BELOW IS USED AS SETTING FOR TOOLS * TEXT BELOW IS USED AS SET								
SUM: LOOK SUM: 2 SUM: 2 CLKOUT(FB_CLK) 40 MHz *. 4. Call CLOCK_SetSimConfig to set the clock configure */ */ */ */ ** *. 4. Call CLOCK_SetSimConfig to set the clock configure */ */ */ */ **	A. Call CLOCK_SetSimConfig to set the clock configur */ /* TEXT BELON IS USED AS SETTING FOR TOOLS ***********************************								
A. Call COCK_SESSIMONTING to Set the Clock Contrigues A. Call COCK_SESSIMONTING A. Call COCK_SESSIMONTING to Set the Clock Contrigues A. Call COCK_SESSIMONTING A. Call Cock_SESSIMENTING A. Cock_SESSIMENTING	A. Call CECK_SESSIMONTy to Set the CECK Contigue */* TEXT BELOW IS USED AS SETTING FOR TOOLS ***********************************						*		
an Mode RUN V MCG Mode PEE (PLL Engaged Extema) V Code successfully generated.	n Mode RUN V MCG Mode PEE (PLL Engaged External) V Code successfully generated. products clocks value of the successfully generated. Code successfully generated. processor: wrision: Problems detected by printer text Level Successfully generated. Problems SI Code successfully				" 4. Call				
an Mode RUN × MCG Mode PEE (PLL Engaged External) × Code successfully generated.	n Mode RUN × MCG Mode PEE (PLL Engaged External) × Arrow MCG Mode PEE (PLL External) × Arrow MCG M					<pre>!!GlobalInfo product: Clocks v3.0 processor: WKG4FHIM9xxx12 package_id: WKG4FHIM9VL12 mcu_data: ksdk2_0 processor_version: 0.0.6</pre>	****		
an Mode RUN * MCG Mode PEE (PLL Engaged External) * ACG Mode PEE (PLL Engaged External) * Oproblems statested bype filter text	n Mode RUN MCG Mode PEE (PLL Engaged External) problems detected MCG Mode PEE (PLL Engaged External) MCG						<	•	
o problems detected by periler text	pproblems detected Type filter text Level Issue Origin						Code successfully generated.		
Type man day	Level Store Origin		Engaged External)				A Problems 🛛	_	
Level Issue Origin		o problems detected					type filter text		
							Level Issue Origin		



Enabling External Clock Sources in Clocks Table View

- External clock sources can be enabled in the Clock Sources panel
- External clock settings can also be changed in this view

*Clocks - FRDM-K64F.mex (MK64FN1M0xxx12)	
File Edit Tools Clocks Vi	ews Help	
🗄 Clocks Table 🛛 🕻 Clocks	Diagram	
Clock Sources		,
Name	Available	Value
⊡ Internal		
FAST_IRCLK		4 MHz
SLOW_IRCLK		32.768 kHz
IRC48M		Inactive
LPO		1 kHz
□ External		
□ OSC (System Oscillator)		50 MHz
OSC mode		Using external reference clock
Frequency Range		Very_high freque range 8-32 MHz
System Osity Load		0 pF
□ RTC32kHz		Inactive
RTC 32kHz oscillator		Enabled
RTC32KCLK output		Enabled
RTC Oscillcity Load		10 pF
RTC initialization		yes
USB clock input		Inactive
ENET 1588 clock input		Inactive




Module Clocks View

 Provides list of peripherals and currently selected clock sources

Peripheral	Consumed Clocks	
ADC0	Bus clock, OSCERCLK	
ADC1	Bus clock, OSCERCLK	
AIPS0	Bus clock, Flash clock, System clock	
AIPS1	Bus clock, Flash clock, System clock	
AXBS	System clock	
CAN0	Bus clock, OSCERCLK	
CAU	System clock	
CMP0	Bus clock	
CMP1	Bus clock	
CMP2	Bus clock	
CMT	Bus clock	
CRC	Bus clock	
DAC0	Bus clock	
DMA	System clock	
DMAMUX	Bus clock	
ENET	Bus clock, ENET IEEE 1588 timestamp clock, ENET RMII clock, System clock	
EWM	Bus clock, LPO clock	
FB	System clock	
FMC	Flash clock, System clock	
FTFE	Flash clock	
FTM0	Bus clock, MCGFFCLK	
FTM1	Bus clock, MCGFFCLK	
FTM2	Bus clock, MCGFFCLK	
FTM3	Bus clock, MCGFFCLK	
GPIOA	System clock	
GPIOB	System clock	
GPIOC	System clock	
GPIOD	System clock	
GPIOE	System clock	
2C0	Bus clock	
I2C1	Bus clock	
I2C2	Bus clock	
1250	Bus clock, OSCERCLK, MCG PLL/FLL/IRC48M clock, System clock	
LLWU	Flash clock, LPO clock	

_ 0 ×






Registers View

- Displays register values for current clock configuration
- Current register value and default value after reset are shown
- Recently changed registers are highlighted in yellow.






Configuration Tabs

Switch between clock configurations using the tabs



Clocks Diagram: Change Clock Output Frequency


- Clock output frequency can be typed directly into the field (e.g. core clock)
- Tool will attempt to achieve target frequency by increasing divider (e.g. OUTDIV1)
- Bus/Flexbus/Flash divide values also update to meet requirement (must be less than or equal to core clock)



NP

Clocks Diagram: Component Settings


- Double click on a component in the block diagram to view/modify its configuration
- Pop-up box shows current configuration of component
- Element settings (e.g. frequency, etc.) can be modified in pop-up box





Clocks Diagram: Change a Clock Mux


- Click once on a multiplexer for drop down of clock options
- Select from available clocks in the drop-down to change the mux
- Clock source must be enabled. Otherwise, an error will occur.






Clocks Diagram: Set a Clock Divider

- Click once on a divider for a drop-down of available divide values
- Select divide value from the list and the clock output frequency automatically updates








Details View

 Elements can be modified in the Details View

NP

Enable/Disable A Clock Source


- Clock sources such as the Slow/Fast IRCLK and OSCERCLK have clock gates that can be enabled/disabled
- Select the component containing the clock (e.g. MCG for MCGIRCLK)
- Disable the MCGIRLCK in the Details VIew





Peripheral Clocks in SIM


- Peripheral clock selections are often controlled through the SIM
- The multiplexers in the SIM component can be used to change the clock source for a peripheral
- The clock source must be enabled to change the mux






Reset To Defaults

- Reset to Defaults
 - Resets clock configuration to the default reset clock configuration for the processor
 - -Not the same as Board_BootClock configuration







Copy Clock Configuration


- To Copy an existing clock configuration:
 - 1. Select an existing configuration tab




2. Select Clocks > Copy Configuration

-K64	F.mex (MK64FN1M0xxx12)				
Clo	cks Views Help				
	Copy Configuration				
	Configuration Properties	ł			
	Call function from BOARD_InitBootClocks				
0	Remove Configuration				
11	Unlock All Settings	Ctrl+U			
	Reset To Defaults	Ctrl+R			
9	Refresh				

3. Name the configuration. Select ok




4. Copied Configuration will be created



NP

Configuration Errors

- Errors may occur when changing the clock configurations
- Error conditions will cause the status bar to become RED
- · Potential Problems:
 - Requirement(s) not satisfiable: Indicates that there are one or more locked frequency or frequency constraints for which the tool is not able to find a valid settings and satisfy those requirements.
 - Invalid settings or requirements: [element list] – Indicates that the value of some settings is not valid. For example:The current state of settings is beyond the acceptable range.





Export Clock Configuration

- Export a configuration to clock_config.c and clock_config.h files
- Exports source files, and generates code to initialize current clock configurations
- Access from menu:
 - File->Export
 - Can also be accessed from Export icon in Sources view
- Select the directory to export clock_config.c and clock_config.h.

	E Details Sources 🛛 🖽 Registers 🗘 Module Clocks 🖹 Log
	clock_config.c clock_config.h
le	<pre>/************************************</pre>
	Export
	Export Clocks Sources
	To directory: [C:\MCUXpressoIDE_Lab\frdmk64f_driver_examples_gpio_led_output\board Browse Cortex-M4F Export C:\MCUXpressoIDE_Lab\frdmk64f_driver_examples_gpio_led_output\board\Project1\board Browse
	Confirm save
	Do you want to replace following file(s)? clock_config.c, clock_config.h Always overwrite without asking
	Yes No Finish Cancel





Lab 2 : To use Config Tools to generate code for pins and clock configuration

Pre-requisites

- Boards
 - OM13092(LPCXpresso54608)
- Software
 - MCUXpresso IDE: <u>http://nxp.com/mcuxpresso/ide</u>
 - MCUXpresso Config Tools v3.0 : http://nxp.com/mcuxpresso/config
 - SDK_2.2_LPCXpresso54608 (Thumbdrive)
 - Terminal Software (like TeraTerm or PuTTY)
 - mbed Serial Driver: https://developer.mbed.org/handbook/Windows-serial-configuration
 - Pin_clk config code file (Thumbdrive)
- Follow Lab 3 instruction



Outline

- Create a new configuration based on hello_world example to be use in hot_pin&clock config project.
- Modify pins and generate the code to pin_mux.c and pin_mux.h files
- Generate the clock code to clock_config.c and clock_config.h
- Export pin and clock sources to workspace by dragging the files to Board directory in the pin&clock config project
- Initiate pins and clocks in hot_pin&clock_config.c by adding "BOARD_InitPins(); and BOARD_BootClockFROHF48M();
- Build, debug and run the project.
- Result in Tera Term : Success in Pin Config and Success in Clock Config!



AGENDA

- MCUXpresso Software And Tools Overview
- MCUXpresso SDK
 - Web Builder
 - File Structure
- MCUXpresso IDE
 - Importing/Building
 - Debugging
- MCUXpresso Config Tool
 - Project Cloner
 - Pins Tool
 - Clocks Tool
- LPC54608 LCD Lab, Key API and EmWin Demo



LPC54608



LPC546XX MCU FAMILY SCALABLE AND POWER-EFFICIENT MULTI-MARKET MCUS


HMI & FLEXIBLE COMMUNICATION INTERFACES FOR IOT APPLICATIONS





SECURE CONNECTIONS FOR A SMARTER WORLD

2017 LPC Roadmap





Introducing LPC54000 Series of MCU Mainstream, Power Efficient Microcontrollers

LPC5410x	LPC5411x	LPC546xx
Baseline Cortex-M4	FS USB Large Internal SRAM	Performance & Integration
Cortex-M4F at 100 MHz 1.62 V to 3.6 V 256-512 KB Flash 104 KB RAM	Cortex-M4F at 100 MHz 1.62 V to 3.6 V 128-256 KB Flash 96-192 KB RAM FRO, FS USB	Cortex-M4F at 180 MHz 1.71 V to 3.6 V 256-512 KB Flash 136-200 KB RAM FRO, FS/HS USB
 Differentiating Features: Optional Dual Core (Cortex-M0+) <100uA / MHz (Cortex-M4) Digital Mic Subsystem 	 Differentiating Features: Optional Dual Core (Cortex-M0+) <80uA / MHz (Cortex-M4) Flexible Comm Interface Digital Mic Subsystem 	Differentiating Features: • 120uA / MHz (Cortex-M4) • Flexible Comm Interfaces • TFT-LCD Controller • External Memory Interface • Ethernet PTP IEE1588 v2 • Dual CAN2.0 / CAN-FD • Digital Mic Subsystem
Available Now	Available Now	Available Now
LQFP64 CSP49	LQFP64 CSP49	LQFP208, TFBGA180 (NOW) LQFP100, TFBGA100 (MAY)

LPC546xx Family Introduction

Power-efficiency, Advanced HMI & Flexible Comms for next-generation IoT



Extremely Low Active Current with 180MHz Performance

- ARM Cortex-M4 core running up to 180MHz at 120 μA / MHz

Advanced HMI & Flexible Communication Peripherals

- Up to 21 flexible communication peripherals to interface with memory, connectivity modules, and a variety of sensors
- · Numerous wake-up sources, ample timers
- Integrated TFT control allows to keep the overall cost and complexity to a minimum

Comprehensive Enablement

- Complimentary MCUXpresso IDE and Software Development Kit (SDK)
- Integration of Segger's emWIN Graphics Library into SDK
- Faster time to market with comprehensive development hardware and reference designs



LPC546xx Target Applications

Industrial, Building, Energy, General Embedded

- Diagnostic equipment
- Industrial control devices
- PLC
- Data Aggregator & Comms Hub
- Building control & automation
- HVAC control
- · Multi-protocol bridge
- Data acquisition
- Medical/industrial grade scale
- Scanners / Mini printers

Consumer, Smart Home & Automation

- Small Appliance
- White Goods HMI
- Thermostat
- In Home Display (IHD)
- IOT gateway
- · Security monitoring
- High end gaming accessories
- Fitness equipment
- Audio accessories




Automotive Aftermarket

- Satellite Radio
- Portable GPS Tracker
- Data aggregator for Infotainment/Navigation
- Fleet Management/Telematics
- Vehicle Diagnostic
- Tachograph
- OBD-II



LPC546xx Series Block Diagram



CPU



• 180MHz Cortex-M4 with floating point unit

Memory

- Up to 512 KB Flash, Up to 200 KB RAM
- 16 KB EEPROM

Interfaces for connectivity & sensors

- Dual CAN2.0 or CAN FD Controller Options
- XTAL-less FS USB (H/D)
- 10 SPI, 10 I2C, 10 USART, 2 I²S channels. Max 10 channels
- Graphic LCD with resolutions up to 1024x768
- 10/100 Ethernet Controller with PTP
- Stereo DMIC subsystem
 - (PDM, decimator, HW VAD)
- 1x HS USB (H/D) w/ on-chip HS PHY
- XIP from QSPI via SPIFI
- External Memory Ctrl (up to 32 bits)


Other

- Operating voltage: 1.71 to 3.6V
- Temperature range: -40 to 105 °C
- LQFP208, LQFP100
- TFBGA180, TFBGA100



Typical Application Connected, HMI Control Panel/Edge Node in Industrial Applications

LPC546xx Family of MCUs *Combine a 180MHz Cortex-M4, for real-time performance, with its unique architecture for outstanding power-efficiency.*



Key Features:

- 30 channel Direct Memory Access (DMA)
- Fast wake-up & mode transitions with 12 MHz Free Running Oscillator (FRO) trimmed to +/- 1% accuracy over voltage & temperature (selectable 48/96 MHz outputs)
- Code Security with Enhanced Code Read Protection (eCRP) and a 128 bit unique device serial number for identification
- Powerful, feature rich 32-bit timers, including State Configurable Timer (SCT/PWM)
- Flexible communication interface with up to 10x USARTS, I2C (supporting FM+) and SPI, along with up to two I2S
- Large availability of GPIOs (up to 171) with fast access (on AHB), DMA support of GPIO ports
- Ethernet with IEEE1588 PTP, Dual CAN supporting CAN-FD and CAN2.0
- FS & HS USB with integrated PHY
- Flexible wake-up & clock sources



LPC's Complete Offering of Graphics Solutions

Segger emWIN Provided Complementary with NXP's MCUXpresso SDK

- Offered as Library + API in C language, compatible with any RTOS (although not required)
- GUI tool builder available
- Source Code from Segger available with a per product license fee
- Free/no royalty required

Provider / Product	Туре	Language	GUI Tool Builder	Business model	RTOS Required	
TARA / Embedded Wizard	Source code generator	C Javascript	Yes	Developer seats Volume based product line license	Optional (any)	<
Draupner / TouchGFX	Library + API	C++	Yes	Free developer tools Volume based product line license	Recommended (any)	\$
MicroEJ	Library + API	C/C++ Java	Yes	Part of MicroEJ platform Developer seat licenses Volume based licenses	Yes (MicroEJ)	
expresslogic / GUIX	Library + API	С	Yes	Source code per product license	Yes (ThreadX)	




....

HONG KONG 14:18 SUNDAY 24 NOV

Ο



142



Enablement Overview

Enablement: LPC546xx Development Board

OM13092 Base Development Board On-board Display Available Now

OM13094 CAN-FD Enabled Kit CAN Physical Transceiver Shield (no display) Orderable March-2017




Additional (new) on-board features:

- 16MB Micron SDRAM (required for graphics)
- Ethernet (PHY, magnetics & connector)
- DMIC (Knowles Morello)
- I²S connected CODEC with Line In/Out
- SD/MMC card (SDIO)
- Accelerometer on I²C
- 16MB Micron QSPIFI with XIP

- LPC54608 in BGA180 package
 - Cortex-M4F@180MHz
- Standard LPCXpresso features:
 - Link2 OBD / external debug
 - Wake, ISP, Reset buttons
 - HS micro USB AB connector
 - FS micro USB AB connector
- 4.3" cap touch display (parallel interface)
- 2 x PMod expansion connectors
- Expansion connectors
 - Can support Arduino shields such as WiFi modules

NP

Graphics – 24-bit LCD Interface Supports up to XGA



Features and Advantages

- Up to 1024x768 resolution
- 24-bit LCD interface supports 24bpp (16M colors)
- Palette table allows display of up to 256 of 64K colors
- Dedicated LCD DMA controller
- Hardware cursor support





Target Applications

- Thermostat
- Appliance/White Goods HMI
- Fitness equipment
- Industrial Panel

Enablement and Third Parties

- Free MCUXpresso IDE with SDK, configuration tools
- LPCXpresso54608 Development Board
- · LCD App notes and Design recommendation
- Complementary Segger emWIN to develop GUI applications
- Additional GUI solutions from industry leading partners





145

LAB 4



Lab 4.1 LCD Basic

- **Pre-requiste:** Install the SDK(SDK2.2_LPCXpresso54608) from Thumb drive and import project from file system hot_LCD_1_tft16bpp.
- Build, Debug and run hot_LCD_1_tft16bpp.
- **Objective** : Understanding how to
 - Defines LCD parameters and use SDK APIs to initialize LCD controller, start LCD operation
 - Allocate framebuffer in SDRAM w/o having to initialize SDRAM before main()
 - Draw on framebuffer
- Description : Initializes LCD controller, SDRAM, and draw on framebuffer
- **Result:** 8 color stripes moving on LCD screen



Key API and codeHOT_LCD_1_tft16bpp

Initialize SDRAM for framebuffer availability
 BOARD_InitSDRAM();

Enabled clock to LCD controller
 CLOCK SetClkDiv(kCLOCK_DivLcdClk, 1, true);

• Initialize LCD controller with specified parameters, including panel clock, resolution, color format, timings, framebuffer address.

LCDC_GetDefaultConfig(&lcdConfig); lcdcInFreq = CLOCK_GetFreq(kCLOCK_LCD); LCDC_Init(LCD, &lcdConfig, lcdcInFreq);

Start LCD controller and power up LCD
 LCDC_Start(LCD);
 LCDC_PowerUp(LCD);



148

Observation and changes

- Change the color of stripes by modifying "colTab" array.
- Change panel clock frequency macro "LCD_PANEL_CLK", suggested range no less than 4MHz.
- Learn the members of "lcdc_config_t", how they map to LCD controller to registers.
- Check the "Flash.sct" and the definition of "s_FB" to see how to make framebuffer placed into SDRAM w/o involving compiler to generate "zero-init" code to framebuffer before main().
- Otherwise, Compiler will generate "zero-init" code to framebuffer before jumping to "main()"; however, w/o having SDRAM initialized, accessing SDRAM will cause hard fault.



Lab 4.2 DUAL FRAMEBUFFER

- Pre-requiste: Import project from file system hot_LCD_2_tft16bpp_2fb
- Build, Debug and run hot_LCD_2_tft16bpp_2fb.
- **Objective** : Understanding how to
 - Defines 2 framebuffers
 - Using LCD's "base address update" interrupt to safely draw to background FB.
 - Draw on framebuffer
- **Description** : Repeating drawings in main loop: first clear the screen to black, then draw color stripes. Use SysTick timer to limit draw rate.

- If "SW5" is not pressed, then use one FB to draw,

– if "SW5" is pressed, then waits for "base address update" IRQ, then draws on backup FB (the previous active FB), after drawing, set the next active FB to this FB.

• **Result:** If "SW5" is not pressed, then black screen and color stripes shows on screen interleaved, get flicker feeling; if "SW5" is pressed, only the rotating color stripes are shown (like HOT1).



Key API and code HOT_LCD_2_tft16bpp_fb

• Enable LCD "base address update" interrupt

LCDC_EnableInterrupts(LCD, kLCDC_BaseAddrUpdateInterrupt);

 IRQ handler: Get LCD interrupt flag and clear in LCD IRQ handler, set the s/w level notify ---- "s_frameAddrUpdated = true;"

void LCD_IRQHandler(void) {...}

intStatus = LCDC_GetEnabledInterruptsPendingStatus(LCD);

LCDC_ClearInterruptsStatus(LCD, intStatus);

if (intStatus & **kLCDC_BaseAddrUpdateInterrupt**) {...}

Update FB address after background FB drawing is done, and switch the active/background FB.
 LCDC_SetPanelAddr(LCD, kLCDC_UpperPanel, (uint32_t)(pFB32)); s_actFBNdx = !s_actFBNdx;

Background code: Wait for "s_frameAddrUpdated" to become true before drawing next frame.
 while (!s_frameAddrUpdated){}



Observation with changes

- See different drawing effects when "SW5" is pressed and not pressed.
- Enter debug mode, press "F10" to step over or "F11" to step into to analyze and check how the FBs are switched with "s_actFBNdx" variable.
- Experiments :

 Change SysTick rate, check if it can resolve the flicker effect w/o dual-FB, and/or affects dual-FB effect.

– Comment out the "while (!s_frameAddrUpdated){}", see if it affects dual-FB effect.

– Switch "stage1" and "stage2" in code, check the differences of LCD display for single FB and dual-FB respectively.



Lab 4.3 PALETTE

- **Pre-requiste:** Import project from file system hot_LCD_3_palette
- Build, Debug and run hot_LCD_3_palette
- **Objective** : Understanding how to
 - use palette to put framebuffer in SRAM, instead of SDRAM
 - Palette color settings
- **Description** : Draw moving rectangle periodically. Every period is synchronized to a new LCD base address update IRQ. The examples implements a rectangle draw & fill routine with 2bpp mode.
- **Result:** There is a rectangle moving smoothly and when reach a edge (either left, top, right ,bottom), it changes color and bounces.



Key API and code HOT_LCD_3_palette

Setup palette colors

static const uint32_t palette[] = {0x001F0000U, 0x7C0003E0U};

Set palette buffer

```
LCDC_SetPalette(APP_LCD, palette, ARRAY_SIZE(palette));
```

 Update FB address after background FB drawing is done, and switch the active/background FB.

LCDC_SetPanelAddr(LCD, kLCDC_UpperPanel, (uint32_t)(pFB32));

s_actFBNdx = !s_actFBNdx;



Observation with changes

- Locate palette color settings and change color to see the result. Color is RGB565 format.
- Change the moving speed of rectangle, either X or Y.



Lab 4.4 H/W CURSOR

- **Pre-requiste:** Import project from file system hot_LCD_4_cursor
- Build, Debug and run hot_LCD_4_cursor
- **Objective** : Understanding how to
 - Understands how to setup cursor bitmap, including transparent and XOR colors
 - Set new position of cursor synchronized with LCD vertical back porch.
- **Description** : Draw and moves cursor periodically. Every period is synchronized to a new LCD vertical back porch IRQ.
- **Result:** There is a cursor moving smoothly and when reach a edge (either left, top, right ,bottom), it bounces.



Key API and code HOT_LCD_4_cursor

 Defines the bitmap (w/ transparency and XOR "colors") of cursor static const uint8 t cursor32lmg0[]

Configure cursor
 Icdc_config_t lcdConfig;
 LCDC_CursorGetDefaultConfig(&cursorConfig);
 cursorConfig.size = kLCDC_CursorSize32;
 cursorConfig.syncMode = kLCDC_CursorSync;
 cursorConfig.image[0] = (uint32 t *)cursor32Img0;

- Select cursor image number (0 to 3). LCDC supports 64x64, divided into 4 32x32 images like a "田". As we just setup one left-top 32x32, the number is 0.
 LCDC_ChooseCSeursor(APP_LCD, 0);
- Cursor update is synchronized to vertical back porch, so enabled the "vertical compare" IRQ and select vertical back porch as IRQ trigger source.
 LCDC_SetVerticalInterruptMode(APP_LCD, kLCDC_StartOfBackPorch);
 LCDC_EnableInterrupts(APP_LCD, kLCDC_VerticalCompareInterrupt);
 NVIC EnableIRQ(APP_LCD IRQn);
- Enable H/W cursor layer
 - LCDC_EnableCursor(APP_LCD, true);
- Update cursor location after a new vertical back porch IRQ fired.
 LCDC SetCursorPosition(APP LCD, cursorPosX, cursorPosY);



Observation with changes

- cursor position update synchronized to vertical back porch, to verify if this is required,
- comment out the "while (!s_frameEndFlag){}" and uncomment "while (!s_isNewTick){}" to see the change of cursor movement (Which one is more smoother?).



EMWIN DEMO



Emwin

- Pre-requiste: Import project from file system Emwin_code
- Build, Debug and run Emwin_2_demo
- Objective : Segger's EmWin provides a complimentary way to develop your next GUI application



http://www.nxp.com/pages/emwin-graphicslibrary:EMWIN-GRAPHICS-LIBRARY





SECURE CONNECTIONS FOR A SMARTER WORLD

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2016 NXP B.V.