

1

SOT2063-2

WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm body

28 December 2020

Package information

Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP12

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)
Issue date 07-09-2020

Manufacturer package code 98ASA01703D


Table 1. Package summary

Table 11 Table 9 Califfred								
Parameter	Min	Nom	Max	Unit				
package length	1.445	1.545	1.645	mm				
package width	1.16	1.26	1.36	mm				
package height	-	0.495	0.525	mm				
nominal pitch	-	0.35	-	mm				
actual quantity of termination	-	12	-					




WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm body

2 Package outline




WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm


3 Soldering



WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm body



WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm



SOT2063-2

WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm

WLCSP-12 I/O 1.545 X 1.26 X 0.495 PKG, 0.35 PITCH (BACKSIDE COATING INCLUDED)

SOT2063-2

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\sqrt{4}$.\ MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.

/3.\ PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 $\sqrt{5}$.\ DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.04.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 07 SEP 2020

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01703D	0	

Figure 5. Package outline note WLCSP12 (SOT2063-2)

Package information

WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP12, wafer level chip scale package, 12 terminals, 0.35 mm pitch, 1.545 mm x 1.26 mm x 0.495 mm body

Contents

1	Package summary	1
2	Package outline	
3	Soldering	
4	Legal information	