

Freescale Semiconductor

Data Sheet: Product Preview

KEA8 Sub-Family Data Sheet

Supports the following: SKEAZN8AMTG(R) and SKEAZN8AMFK(R) Key features

- Operating characteristics
 - Voltage range: 2.7 to 5.5 V
 - Flash write voltage range: 2.7 to 5.5 V
 - Temperature range (ambient): -40 to 125°C
- Performance
 - Up to 40 MHz ARM® Cortex-M0+ core and up to 20 MHz bus clock
 - Up to 48 MHz ARM® Cortex-M0+ core
 - Single cycle 32-bit x 32-bit multiplier
 - Single cycle I/O access port
- · Memories and memory interfaces
 - Up to 8 KB flash
 - Up to 1 KB RAM
- Clocks
 - Oscillator (OSC) supports 32.768 kHz crystal or 4 MHz to 24 MHz crystal or ceramic resonator; choice of low power or high gain oscillators
 - Internal clock source (ICS) internal FLL with internal or external reference, 37.5 kHz pretrimmed internal reference for 48 MHz system clock
 - Internal 1 kHz low-power oscillator (LPO)
- · System peripherals
 - Power management module (PMC) with three power modes: Run, Wait, Stop
 - Low-voltage detection (LVD) with reset or interrupt, selectable trip points
 - Watchdog with independent clock source (WDOG)
 - Programmable cyclic redundancy check module (CRC)
 - Serial wire debug interface (SWD)
 - Aliased SRAM bitband region (BIT-BAND)
 - Bit manipulation engine (BME)

SKEA8P44M48SF0

- Security and integrity modules
 80-bit unique identification (ID) number per chip
- Human-machine interface
 - Up to 22 general-purpose input/output (GPIO)
 - Two 8-bit keyboard interrupt modules (KBI)
 - External interrupt (IRQ)
- · Analog modules
 - One 12-channel 12-bit SAR ADC, operation in Stop mode, optional hardware trigger (ADC)
 - Two analog comparators containing a 6-bit DAC and programmable reference input (ACMP)
- Timers
 - One 6-channel FlexTimer/PWM (FTM)
 - One 2-channel FlexTimer/PWM (FTM)
 - One 2-channel periodic interrupt timer (PIT)
 - One pulse width timer (PWT)
 - One real-time clock (RTC)
- Communication interfaces
 - One SPI module (SPI)
 - One UART module (UART)
 - One I2C module (I2C)
- Package options
 - 24-pin QFN
 - 16-pin TSSOP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© 2014 Freescale Semiconductor, Inc.





Table of Contents

1	Ord	ring parts3						
	1.1	Determining valid orderable parts						
2	Part	identification3						
	2.1	Description3						
	2.2	Format3						
	2.3	Fields						
	2.4	Example4						
3	Para	ameter classification4						
4	Rati	ings5						
	4.1	Thermal handling ratings5						
	4.2	Moisture handling ratings5						
	4.3	ESD handling ratings5						
	4.4	Voltage and current operating ratings5						
5	Gen	eral6						
	5.1	Nonswitching electrical specifications						
		5.1.1 DC characteristics						
		5.1.2 EMC performance						
	5.2	Switching specifications13						

		5.2.1	Control timing13			
		5.2.2	FTM module timing14			
	5.3	Therma	al specifications15			
		5.3.1	Thermal characteristics15			
6	Peri	pheral c	operating requirements and behaviors16			
	6.1	Core m	nodules16			
		6.1.1	SWD electricals17			
	6.2	Externa	al oscillator (OSC) and ICS characteristics18			
	6.3	NVM specifications2				
	6.4	Analog				
		6.4.1	ADC characteristics21			
		6.4.2	Analog comparator (ACMP) electricals23			
	6.5	Comm	unication interfaces24			
		6.5.1	SPI switching specifications24			
7	Dim	ensions				
	7.1	Obtain	ing package dimensions27			
8	Pinc	out				
			multiplexing and pin assignments27			





1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: KEAZN8.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q KEA A C FFF M T PP N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 S = Automotive qualified P = Prequalification
KEA	Kinetis Auto family	• KEA
A	Key attribute	 Z = M0+ core F = M4 W/ DSP & FPU C= M4 W/ AP + FPU
C	CAN availability	 N = CAN not available (Blank) = CAN available
FFF	Program flash memory size	• 8 = 8 KB

Table continues on the next page ...



rarameter classification

Field	Description	Values
М	Maskset revision	 A = 1st Fab version B = Revision after 1st version
Т	Temperature range (°C)	 C = -40 to 85 V = -40 to 105 M = -40 to 125
PP	Package identifier	 TG = 16 TSSOP (4.5 mm x 5 mm) FK = 24 QFN (4 mm x 4 mm)
Ν	Packaging type	 R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

SKEAZN8AMFK

3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



4 Ratings

4.1 Thermal handling ratings

Symbol	Description		Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	T _{SDR} Solder temperature, lead-free		260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.



General

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	6.0	V
I _{DD}	Maximum current into V _{DD}	—	120	mA
V _{IN}	Input voltage except true open drain pins	-0.3	V _{DD} + 0.3 ¹	V
	Input voltage of true open drain pins	-0.3	6	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA} Analog supply voltage		V _{DD} – 0.3	V _{DD} + 0.3	V

 Table 2.
 Voltage and current operating ratings

1. Maximum rating of V_{DD} also applies to $V_{\text{IN}}.$

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
—	—	Operating voltage		_	2.7	-	5.5	V
V _{OH}	Р	Output	All I/O pins, except PTA2	5 V, $I_{load} = -5 \text{ mA}$	$V_{DD} - 0.8$	—	_	V
	С	high voltage	and PTA3, standard- drive strength	3 V, I _{load} = -2.5 mA	V _{DD} – 0.8	—	—	V
	Р		High current drive pins,	5 V, I _{load} = -20 mA	$V_{DD} - 0.8$	—	_	V
	С		high-drive strength ²	$3 \text{ V}, \text{ I}_{\text{load}} = -10 \text{ mA}$	V _{DD} – 0.8	—		V
I _{OHT}	D	Output	Max total I _{OH} for all ports	5 V	—	—	-100	mA
		high current		3 V	—	—	-60	

Table 3. DC characteristics

Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev1, 02/2014. Preliminary



Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
V _{OL}	Р	Output	All I/O pins, standard-	5 V, I _{load} = 5 mA	_	—	0.8	V
	С	low voltage	drive strength	3 V, I _{load} = 2.5 mA	_	—	0.8	V
	Р	_ voltage	High current drive pins,	5 V, I _{load} =20 mA	_	—	0.8	V
	С	_	high-drive strength ²	3 V, I _{load} = 10 mA	_	—	0.8	V
I _{OLT}	D	Output	Max total I _{OL} for all ports	5 V	_	—	100	mA
		low current		3 V	_	—	60	
V _{IH}	Р	Input	All digital inputs	4.5≤V _{DD} <5.5 V	$0.65 \times V_{DD}$	—	—	V
		high voltage		2.7≤V _{DD} <4.5 V	$0.70 \times V_{DD}$	—	—	-
V _{IL}	Р	Input low voltage	All digital inputs	4.5≤V _{DD} <5.5 V	_	—	$0.35 \times V_{DD}$	V
				2.7≤V _{DD} <4.5 V	—	—	$0.30 \times V_{DD}$	
V _{hys}	С	Input hysteresi s	All digital inputs	_	$0.06 \times V_{DD}$	—	—	mV
ll _{In} l	Р	Input leakage current	Per pin (pins in high impedance input mode)	$V_{IN} = V_{DD} \text{ or } V_{SS}$	_	0.1	1	μA
II _{INTOT} I	С	Total leakage combine d for all port pins	Pins in high impedance input mode	$V_{IN} = V_{DD} \text{ or } V_{SS}$	_	_	2	μA
R _{PU}	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R _{PU} ³	Р	Pullup resistors	PTA2 and PTA3 pins		30.0	—	60.0	kΩ
I _{IC}	D	DC	Single pin limit	$V_{\rm IN}$ < $V_{\rm SS}$, $V_{\rm IN}$ >	-2		2	mA
		injection current ^{4,} 5, 6	Total MCU limit, includes sum of all stressed pins	V _{DD}	-5	—	25	
C _{In}	С	Input	capacitance, all pins	—		—	7	pF
V _{RAM}	С	RA	M retention voltage	_	2.0			V

Table 3.	DC characteristics	(continued)
----------	--------------------	-------------

1. Typical values are measured at 25 °C. Characterized, not tested.

- 2. Only PTB5, PTC1 and PTC5 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.



nonswitching electrical specifications

6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	С	Desc	ription	Min	Тур	Max	Unit
V _{POR}	D	POR re-a	rm voltage ¹	1.5	1.75	2.0	V
V _{LVDH}	С	threshold-hig	Falling low-voltage detect hreshold—high range (LVDV = 1) ²		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С		High range low-voltage detect/warning hysteresis		100		mV
V _{LVDL}	С	threshold-lov	Falling low-voltage detect threshold—low range (LVDV = 0)		2.61	2.66	V
V _{LVW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVW2L}	С	warning threshold— low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVW3L}	С		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С		v-voltage detect eresis	—	40	_	mV
V _{HYSWL}	С		low-voltage hysteresis	_	80		mV
V _{BG}	Р	Buffered bar	dgap output ³	1.14	1.16	1.18	V

Table 4. LVD and POR specification

1. Maximum is highest voltage that POR is guaranteed.

2. Rising thresholds are falling threshold + hysteresis.

3. voltage Factory trimmed at $V_{DD} = 5.0 \text{ V}$, Temp = 25 °C

KEA8 Sub-Family Data Sheet, Rev1, 02/2014. Preliminary



Nonswitching electrical specifications




Figure 1. Typical V_{DD}-V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)




Figure 2. Typical V_{DD}-V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)




Figure 3. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 5 V)




Figure 4. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 3 V)




Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 5 V)




Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)

KEA8 Sub-Family Data Sheet, Rev1, 02/2014.




Figure 7. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 5 V)




Figure 8. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 3 V)



5.1.2 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following Freescale applications notes, available on **freescale.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

5.2 Switching specifications

5.2.1 Control timing

Num	С	Rating	9	Symbol	Min	Typical ¹	Мах	Unit
1	D	System and core clock		f _{Sys}	DC	—	48	MHz
2	Р	Bus frequency ($t_{cyc} = 1/f_{Bus}$)	f _{Bus}	DC		24	MHz
3	Р	Internal low power oscillator frequency		f _{LPO}	0.67	1.0	1.25	KHz
4	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	_	ns
					t _{cyc}			
5	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
6	D	IRQ pulse width	Asynchronous path ²	t _{ILIH}	100	—	—	ns
	D	_	Synchronous path ³	t _{IHIL}	1.5 × t _{cyc}		_	ns
7	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D	-	Synchronous path	t _{IHIL}	1.5 × t _{cyc}	—	_	ns
8	С	Port rise and fall time -	—	t _{Rise}	—	10.2	_	ns
	С	Normal drive strength (load = 50 pF) ⁴		t _{Fall}	—	9.5	—	ns

Table 5. Control timing

Table continues on the next page...



ownching specifications

Num	С	Rating		Symbol	Min	Typical ¹	Max	Unit
	С	Port rise and fall time -	—	t _{Rise}		5.4	_	ns
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}	_	4.6		ns

 Table 5.
 Control timing (continued)

1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.

- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter.

Table 6. FTM input timing

С	Function	Symbol	Min	Max	Unit
D	Timer clock frequency	f _{Timer}	f _{Bus}	f _{Sys}	Hz
D	External clock frequency	f _{TCLK}	0	f _{Timer} /4	Hz
D	External clock period	t _{TCLK}	4	_	t _{cyc}
D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
D	Input capture pulse width	t _{ICPW}	1.5	—	t _{cyc}






Figure 11. Timer external clock




Figure 12. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Board type	Symbol	Description	24 QFN	16 TSSOP	Unit	Notes
Single-layer (1S)	e-layer (1S) R _{0JA} Thermal resistance, junction to ambient (natural convection)		110	130	°C/W	1, 2
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	42	87	°C/W	1, 3
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	92	109	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	80	°C/W	1, 3
_	R _{θJB}	Thermal resistance, junction to board	18	48	°C/W	4
_	R _{θJC}	Thermal resistance, junction to case	3.7	33	°C/W	5

Table 7. Thermal attributes

Table continues on the next page ...



rempheral operating requirements and behaviors

Board type	Symbol	Description	24 QFN	16 TSSOP	Unit	Notes
_		Thermal characterization parameter, junction to package top outside center (natural convection)	10	10	°C/W	6

 Table 7.
 Thermal attributes (continued)

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_D = K \div (T_J + 273 \ ^\circ C)$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors



6.1 Core modules

6.1.1 SWD electricals

Table 8. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	24	MHz
J2	SWD_CLK cycle period	1/J1		ns
JЗ	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5		ns




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

6.2 External oscillator (OSC) and ICS characteristics

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	С	Crystal or	Low range (RANGE = 0)	f _{lo}	31.25	32.768	39.0625	kHz
	С	resonator frequency	High range (RANGE = 1)	f _{hi}	4	—	24	MHz
2	D	Load capacitors		C1, C2		See Note ²	•	
3	D	Feedback resistor	Low Frequency, Low-Power Mode ³	R _F	_	—	_	MΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	MΩ
			High Frequency, High-Gain Mode		—	1	_	MΩ
4	D	Series resistor -	Low-Power Mode ³	R _S	_	0	_	kΩ
		Low Frequency	High-Gain Mode		_	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ³	R _S	—	0	_	kΩ

Table continues on the next page...



Num	С	C	haracteristic	Symbol	Min	Typical ¹	Max	Unit
	D	Series resistor -	4 MHz		_	0		kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		—	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}	—	1000		ms
	С	time low range = 32.768 kHz	Low range, high gain		_	800		ms
Ī	С	crystal; High	High range, low power	t _{CSTH}	_	3	—	ms
-	С	range = 20 MHz crystal ^{4,5}	High range, high gain		—	1.5		ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	Р	Internal reference clock (IRC) frequency trim range		f _{int_t}	31.25	_	39.0625	kHz
9	Ρ	Internal reference clock frequency, factory trimmed [,]	T = 25 °C, V _{DD} = 5 V	f _{int_ft}	_	37.5	_	kHz
10	Ρ	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f _{dco}	40	_	50	MHz
11	Ρ	Factory trimmed internal oscillator accuracy	T = 25 °C, V _{DD} = 5 V	Δf _{int_ft}	-0.5	_	0.5	%
12	С	Deviation of IRC over	Over temperature range from -40 °C to 105°C	Δf_{int_t}	-1.2	_	1	%
		temperature when trimmed at T = 25 °C, $V_{DD} = 5 V$	Over temperature range from 0 °C to 105°C	Δf_{int_t}	-0.5	_	1	
13	С	Frequency accuracy of	Over temperature range from -40 °C to 105°C	$\Delta f_{dco_{ft}}$	-1.7	_	1.5	%
		DCO output using factory trim value	Over temperature range from 0 °C to 105°C	$\Delta f_{dco_{ft}}$	-1	_	1.5	
14	С	FLL a	acquisition time ^{4,6}	t _{Acquire}	—	—	2	ms
15	С		tter of DCO output clock d over 2 ms interval) ⁷	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. See crystal or resonator manufacturer's recommendation.

3. Load capacitors (C_1 , C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.

- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



rempheral operating requirements and behaviors




Figure 15. Typical crystal or resonator circuit

6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase –40 °C to 125 °C	V _{prog/erase}	2.7	—	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	—	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	24	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	—	2605	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	_	_	2579	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	_	_	485	t _{cyc}
D	Read Once	t _{RDONCE}	_	_	464	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.13	0.31	ms
D	Program Flash (4 word)	t _{PGM4}	0.21	0.21	0.49	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Erase All Blocks	t _{ERSALL}	95.42	100.18	100.30	ms
D	Erase Flash Block	t _{ERSBLK}	95.42	100.18	100.30	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.09	ms
D	Unsecure Flash	tUNSECU	95.42	100.19	100.31	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	_	—	482	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	415	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	N _{FLPE}	10 k	100 k	_	Cycles

Table 10. Flash characteristics

Table continues on the next page ...

KEA8 Sub-Family Data Sheet, Rev1, 02/2014. Preliminary



С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
С	Data retention at an average junction temperature of T_{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

Table 10. Flash characteristics (continued)

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging

4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

6.4 Analog

6.4.1 ADC characteristics

 Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7	—	5.5	V	—
voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	ΔV_{DDA}	-100	0	+100	mV	_
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	_
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	_
Input resistance		R _{ADIN}	—	3	5	kΩ	-
Analog source	 12-bit mode f_{ADCK} > 4 MHz 	R _{AS}	_	_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz		—	—	5		
	 10-bit mode f_{ADCK} > 4 MHz 		—	_	5		
	• f _{ADCK} < 4 MHz		_	_	10		
	8-bit mode		—	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

KEA8 Sub-Family Data Sheet, Rev1, 02/2014.

Preliminary



rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit
Supply current		Т	I _{DDA}		133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz

Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev1, 02/2014. Preliminary



Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)		_	40		-	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	—	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	_	
Total unadjusted	12-bit mode	Т	E _{TUE}	_	±3.0	—	LSB ³
Error ²	10-bit mode	С		_	±1.0	±2.0	1
	8-bit mode	Т		_	±0.8	—	
Differential Non- Liniarity	12-bit mode	Т	DNL	_	±1.2	_	LSB ³
	10-bit mode ⁴	С		—	±0.3	±1.0	
	8-bit mode ⁴	Т		_	±0.15	—	
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.2	_	LSB ³
	10-bit mode	С		—	±0.3	±1.0	
	8-bit mode	Т		_	±0.15	—	
Zero-scale error ⁵	12-bit mode	Т	E _{ZS}	_	±1.2	—	LSB ³
	10-bit mode	С		_	±0.15	±1.0	
	8-bit mode	Т		_	±0.3		
Full-scale error ⁶	12-bit mode	Т	E _{FS}	_	±1.8	—	LSB ³
	10-bit mode	С		—	±0.7	±1.0	
	8-bit mode	Т		_	±0.5	—	
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB ³
Input leakage error ⁷	all modes	D	E _{IL}		I _{In} * R _{AS}	1	mV
Temp sensor slope	-40 °C–25 °C	D	m	_	3.266	—	mV/°C
	25 °C–125 °C			_	3.638		1
Temp sensor voltage	25 °C	D	V _{TEMP25}		1.396	_	V

Table 12. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK}=2.5 MHz under FBE mode and alternate clock source (ALTCLK) is selected as ADC clock.

2. Includes quantization

- 3. 1 LSB = (V_{REFH} V_{REFL})/2^N
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5. $V_{ADIN} = V_{SSA}$
- 6. $V_{ADIN} = V_{DDA}$
- 7. I_{In} = leakage current (refer to DC characteristics)

rempheral operating requirements and behaviors

6.4.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DDA}	2.7	—	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	—	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	_	V _{DDA}	V
Р	Analog input offset voltage	V _{AIO}	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H	—	20	30	mV
Т	Supply current (Off mode)	IDDAOFF		60		nA
С	Propagation Delay	t _D		0.4	1	μs

6.5 Communication interfaces

6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 80% V_{DD} , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	—	t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} – 30	1024 x t _{Bus}	ns	—
6	t _{SU}	Data setup time (inputs)	8	—	ns	_
7	t _{HI}	Data hold time (inputs)	8	—	ns	—
8	t _v	Data valid (after SPSCK edge)	—	25	ns	—
9	t _{HO}	Data hold time (outputs)	20	—	ns	—
10	t _{RI}	Rise time input	—	t _{Bus} – 25	ns	—

Table 14. SPI master mode timing

Table continues on the next page...


KEA8 Sub-Family Data Sheet, Rev1, 02/2014. Preliminary



Peripheral operating requirements and behaviors


Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				


Table 14. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 18. SPI master mode timing (CPHA=1)



rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	—
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	-
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	-
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	25	—	ns	—
8	t _a	Slave access time	—	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	_	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)	—	25	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	—	t _{Bus} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 15. SPI slave mode timing










Figure 20. SPI slave mode timing (CPHA=1)

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
24-pin QFN	98ASA00474D

8 Pinout

8.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA8 Reference Manual.



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

©2014 Freescale Semiconductor, Inc.

Document Number SKEA8P44M48SF0 Revision 1, 02/2014



