AN14518 Crystal Oscillator Design Guide Rev. 1.0 — 29 November 2024

Application note

Document information

Information	Content
Keywords	Pierce oscillator, crystal oscillator, XTAL, negative resistance, loading capacitors, drive level, XTAL start-up
Abstract	This document covers the design process for the XTAL oscillator in NFC Reader circuits. In this context, design means the selection of the correct XTAL unit and its implementation into the customer design.




1 Introduction

This document explains what considerations need to be made when designing and tuning the **crystal oscillator** (referred to as "**XTAL**") for NFC Design. It also provides instructions on how to check all important parameters which may influence the XTAL start-up and stability. The document also includes a list of recommended XTALs for each NXP product.

Note that choosing the correct XTAL is only one part to be considered. For proper functionality, the PCB layout and other factors such as load capacitance and drive level also have to be considered.

Note: In this document, the acronym **NFCC** (NFC Controller) is used to refer to an NFC Integrated Circuit (for example: PN7642).


2 XTAL design - flowchart




3 XTAL oscillator - theory

NXP NFC Controllers/Frontends use a Pierce oscillator structure which consists of two parts: An active part which is inside the NFCC and a passive part which is connected externally. The active part is an inverter amplifier which is represented as transconductance "*gm*". The passive part consists of an XTAL oscillator (XTAL) and two loading capacitors (CL1 and CL2). Find the basic structure in Figure 2.

As shown in <u>Figure 2</u>, there are also parasitic capacitances which have to be considered during the PCB design and the load capacitance calculation (see <u>Section 4</u> and <u>Section 9</u>).



The crucial part of the Pierce oscillator is a quartz oscillator (XTAL) which contains a crystal element enabling oscillation at certain frequency. For NFC, the frequency is typically **27.12MHz**. The electrical model of the XTAL is shown in Figure 3:




- R_{MOTIONAL} → Motional Resistance of the XTAL (Equivalent Series Resistance known as ESR)
- $L_{MOTIONAL} \rightarrow Motional Inductance of the XTAL$
- $C_{MOTIONAL} \rightarrow Motional Capacitance of the XTAL$
- $C_{XTAI} \rightarrow$ Shunt Capacitance of the XTAL

4 XTAL oscillator - load capacitance

The XTAL load capacitance is one of the crucial parameters in the oscillator design which defines the oscillation frequency. The goal is to match the overall capacitance of the design (including external load capacitors and all parasitic capacitances) to the nominal load capacitance defined by the XTAL manufacturer.

For example, if the nominal load capacitance of the XTAL defined by the manufacturer is 10 pF, then the PCB design and the selection of all external components should ideally be done in such way that the overall capacitance connected to the XTAL equals 10 pF.

See the "capacitive" Pierce oscillator model in <u>Figure 4</u>. This model includes all parasitics that might influence the final load capacitance connected to the XTAL.



- + $C_{LOAD} \rightarrow$ Nominal Load Capacitance given by the XTAL manufacturer
- C_{L1} and $C_{L2} \rightarrow$ External loading capacitors
- $C_{XTAL} \rightarrow XTAL$ Shunt capacitance
- $C_{PCB STRAY} \rightarrow Stray$ capacitance of the PCB
- $C_{PCB \ IN}$ and $C_{PCB \ OUT} \rightarrow$ Parasitic capacitance of the input and output PCB traces
- + C_{IN} and C_{OUT} \rightarrow Capacitance of the PN7160 XTAL input and output pins

4.1 XTAL external load capacitors

For the adjustment of the load capacitance connected to XTAL, there are two external capacitors used, C_{L1} and C_{L2} . Their values can be calculated using the following formula:

$$C_{LOAD} = \frac{(C_{IN} + C_{PCB_IN} + C_{L1}) * (C_{OUT} + C_{PCB_OUT} + C_{L2})}{(C_{IN} + C_{PCB_IN} + C_{L1}) + (C_{OUT} + C_{PCB_OUT} + C_{L2})} + (C_{PCB_STRAY} + C_{XTAL}) (pF)$$

Figure 5. External load capacitance - formula


The C_{LOAD} and C_{XTAL} can be extracted from the XTAL data sheet.

It is recommended to measure the remaining capicitance using a Vector Network Analyzer directly on the PCB. Find recommendations for the VNA settings below:

- Set the center frequency 27.12 MHz
- Set the span frequency 100kHz
- Use, for example, the "pin header" probe and calibration kit as shown in Figure 6. *Note:* Do not touch the PCB and the GND of coax during the measurement.



- Measure the parasitic capacitance on the PCB as shown in <u>Figure 7</u>. For optimal measurement results, place the probes as close as possible to the XTAL pads.
- Based on the obtained results, the following parameters can be defined.
 - XTAL_CLK1 to GND \rightarrow C_{IN} + C_{PCB_IN}
 - XTAL_CLK2 to GND \rightarrow C_OUT + C_PCB_OUT
 - XTAL_CLK1 to XTAL_CLK2 $\rightarrow \textbf{C}_{\textbf{PCB_STRAY}}$



For this measurement, the XTAL and external load capacitors have to be removed from the PCB. The NFC Controller stays assembled but it is not powered.

5 XTAL oscillator - frequency accuracy

In NFC systems, the carrier frequency is 13.56 MHz. The carrier frequency is based on the clock signal generated by the XTAL oscillator. Therefore, If the carrier frequency is **13.56 MHz**, the XTAL oscillator should generate exactly **27.12 MHz**. The signal is then divided by two and directly used for the carrier wave generation of the NFCC TX driver.


As the XTAL is a sensitive component, its output frequency can be influenced by temperature changes and the tolerances of every component in the PCB design. Therefore, regulatory authorities such as the FCC, ETSI, KCC, and ISO, allow an offset to the carrier frequency in *ppm* (parts per million). Find some examples below:

- FCC \rightarrow ± 100ppm
- KCC \rightarrow ± 100ppm
- ISO $14443 \rightarrow \pm 516 \text{ ppm}$
- FeliCa global $\rightarrow \pm 50 \text{ ppm}$

Note: Always check with a standardization expert for the actual limits.

5.1 Frequency accuracy - check

The frequency accuracy (pullability) is given in ppm. Ideally, if the capacitance connected to the XTAL matches with the nominal XTAL capacitance, the ppm value is 0.




The target is $C_{LOAD} = C_{SEEN}$, but sometimes, for example, due to faster start-up time or an increase of the negative resistance absolute value, it can be necessary to slightly detune the XTAL,

The pullability can be calculated with the following formula:

$$ppm = \frac{C_m * (C_{LOAD} - C_{SEEN})}{2 * C_{LOAD} * C_{SEEN}} * 10^6$$

Figure 9. XTAL pullability - formula




See an example of the ppm and loading capacitance connected to the XTAL in <u>Figure 10</u>. The calculation has performed for an XTAL with nominal C_{LOAD} = 10 pF.

The direct measurement of the XTAL frequency might not be accurate when a probe of a scope or spectrum analyzer is connected to the oscillator circuit as it adds an additional load. To minimize the inaccuracy of the measurement, an "indirect" measurement approach can be used for the RF carrier frequency.

Theoretically, the **frequency of the RF Carrier wave is half of the XTAL Oscillator loaded frequency** $\rightarrow 2$ * f_c = f_{xtal}. Therefore, users can perform a simple test with a scope or spectrum analyzer to check the RF Field and its frequency. The carrier frequency shall be within in the limits and tolerances described in <u>Section 5</u>.

The measurement can be peformed with either:

- a suitable scope with a high sample rate and FFT support, or
- a spectrum analyzer.



Find the measurement setup in Figure 11.

Note: For the final measurement, the CH1 must be disconnected.


For the RF signal sniffing, a basic loop from the scope probe can be used as shown in Figure 12.



The measurement is performed with a continous RF_ON signal. The frequency of the radiated carrier frequency is measured.

See an example of the measurement in Figure 13, the following FFT settings were used:

- Center frequency \rightarrow 13.56 MHz
- Frequency span \rightarrow 50 kHz
- Resolution BW \rightarrow 500 Hz
- Window type → Blackman Harris



Find results in the table below.

Table 1. Measurement results for different load capacitances

CL1 and CL2 (pF)	Measured frequency (Hz)	Offset from 13.56 MHz (ppm)
10	13 560 289	+21
12	13 560 136	+10
15	13 559 983	-1.25

If the frequency offset is too high, the load capacitors must be adjusted accordingly.

6 XTAL oscillator - negative resistance

Negative resistance of the oscillator (-**R**) is an important parameter which defines the oscillation stability and reliable start of the oscillator. The negative resistance "compensates" the losses in the oscillator circuit caused by XTAL Equivalent Series Resistance (**ESR**).

The theoretical condition for XTAL oscillation is |-R| = **ESR**. There is no margin for this condition, and even a small change in the circuit (for example, due to the component tolerances, changes in temperature or humidity), the XTAL might not perform properly. Therefore, it is recommended to have the negative resistance 5 times higher than the ESR of the XTAL to allow for all operating conditions.

|-R|*5 **= ESR**

The negative resistance is defined by the following parameters:


- $gm \rightarrow$ Transconductance of the inverter amplifier
- + \mathbf{C}_{L1} and $\mathbf{C}_{L2} \rightarrow$ External loading capacitors
- $C_{XTAL} \rightarrow XTAL$ Shunt capacitance
- **C**_{PCB STRAY} \rightarrow Stray capacitance of the PCB
- $C_{PCB \ IN}$ and $C_{PCB \ OUT} \rightarrow$ Parasitic capacitance of the input and output PCB traces
- + \mathbf{C}_{IN} and $\mathbf{C}_{\text{OUT}} \rightarrow$ Capacitance of the XTAL input and output pins


The applied negative resistance against the ESR of the XTAL can be calculated using the following formula:

 $Re(Z) = \frac{-\{g_m * (C_{L1} + C_{IN} + C_{PCB_JN}) * (C_{L2} + C_{OUT} + C_{PCB_JN}) * (C_{L2} + C_{OUT} + C_{PCB_JN}) * (C_{L2} + C_{OUT} + C_{PCB_JN}) * (C_{L1} + C_{IN} + C_{PCB_JN}) * (C_{L1} + C_{IN} + C_{PCB_JN}) * (C_{L2} + C_{OUT} + C_{PCB_JN}) * (C_{L2} + C_{PCB_JN}) * (C_{L2} + C_{OUT} + C_{PCB_JN}) * (C_{L2} + C_{DU} + C_{DU} + C_{DU} + C_{DU} + C_{DU} + C_{DU} + C_{$

See examples of the negative resistance and load capacitances for different oscillator parameters below.

<u>Figure 15</u> shows the influence of the PCB stray capacitance on the negative resistance value applied against the ESR of the XTAL. As shown in the figure, lower PCB stray capacitance leads to higher achievable absolute negative resistance.





The same applies for the C_{XTAL} (XTAL Shunt capacitance) shown in <u>Figure 16</u>. Lower XTAL stray capacitance leads to higher achievable absolute negative resistance.


<u>Figure 17</u> shows the behavior of the negative resistance over load capacitance for different values of the inverter transconductance "*gm*". The transconductance depends on the type of the inverter used (for example, a different NFC controller) and its supply voltage. The value may slightly vary for different ambient temperatures.



6.1 Negative resistance - check

For a quick check if the design has enough negative resistance compared to the ESR of the XTAL in use, a simple test can be performed. Follow the steps below:

- Check the ESR_{max} of the used XTAL in the data sheet
- Connect a resistor R_{TEST} which is approximately 5 times higher than ESR_{max} – for example, If ESR_{max} = 100 Ω , then R_{TEST} = 510 Ω
- Check if the XTAL starts to oscillate
 - Check for the minimum and maximum required operating temperature
 - Check for a different ICs




If the XTAL does not start to oscillate or the oscillation is not stable enough, the following measures have to be considered:

- Increasing the "gm" value of the NFCC inverter block
- Using a different XTAL with a lower ESR
- Adjusting the CL1 and CL2 capacitors (typically, increasing their value)
 This might be at the cost of frequency accuracy.
- Reducing the C_{PCB STRAY} capacitance of the PCB
- Lower C_{PCB STRAY} leads to higher negative resistance absolute value.

7 XTAL drive Level

XTAL drive level (**DL**) defines the power dissipation of the XTAL unit. This value is typically in the range of tens to hundreds of μ W and is defined by the XTAL manufacturer in the data sheet.



It is important to check the XTAL drivel level during oscillation. Make sure that the value is under the maximum value specified in the XTAL data sheet.

7.1 Drive level - check

The most reliable way to check the drive level of the XTAL is to measure voltage and current directly on the XTAL. Then, calculate the resulting power as shown in <u>Figure 20</u>. This measurement requires a current probe which might no always be available.

However, if the resistance (ESR) of the XTAL is known, the voltage can be measured and the drive level calculated accordingly.

For the voltage measurement, it is recommended to use a Differential Active Probe with low capacitance (max.1pF).

The drive level can be calculated using the following formula:


Drive Level (DL) = ESR *
$$\left(\pi * f * \frac{V_{pp}}{\sqrt{2}} * (C_{LOAD} + C_{PROBE})\right)^2$$

Figure 20. Drive level - Formula

where:

- ESR Equivalent Series Resistance of the XTAL
- Vpp Measured peak-to-peak voltage
- C_{LOAD} XTAL load capacitance \rightarrow Figure 5
- **C_{PROBE}** Parasitic capacitance of the scope probe
- **f** Oscillation frequency

If the resulting drive level is too high, a damping resistor (R_{DAMPING}) can be used to reduce the drive power (see Figure 21).




Note: As the ESR value of the XTAL might have a large range (for example, Min. = 15 Ω , Nom. = 25 Ω , and Max. = 100 Ω), it is recommended to cooperate with the XTAL vendor/manufacturer.

XTAL start-up 8

Start-up time is the time between an oscillator being first turned on and the NFC controller detecting the clock signal using its "clock detection" mechanism.

The required time can differ depending on the NFC controller and the detection mechanism in use (ULPCD, LPCD, Standard "digital" Polling).

- For the PN7160, the XTAL start-up time is maximum **3 ms**, typically around **1 ms**.
- For the PN5190/PN7642/PN7220, the XTAL start-up time is typically 1 ms for normal operation and 400 μs for Ultra Low Power Card Detection (ULPCD)



See the typical XTAL start-up sequence for standard digital polling in Figure 22.

Figure 22. XTAL start-up


The start-up time is influenced by multiple factors:. For example, it can be reduced by:

- XTAL Parameters
 - Low CXTAL Shunt capacitance
 - High CMOTIONAL
 - Low CLOAD
- PCB Parameters
- Low CPCB STRAY
- NFC controller Parameters:
 - High "gm" Transdocuntance of the internal inverted block

The effect of each parameter listed above has been simulated and compared. See the results in Section 11.

8.1 XTAL start-up - check

The XTAL start-up can be measured directly by probing the XTAL2 pin (XTAL oscillator output) and sniffing the generated RF Field as shown in <u>Figure 23</u>. For this measurement, it is recommended to use an active low capacitance probe (max. 1pF) to minimize the measurement uncertainties as much as possible.



Note: The scope probe adds an extra capacitance to the oscillator circuit. Thus, the real start-up time is slightly lower than the one measured.



Find an example of the XTAL start-up sequence in Ultra Lower Power Card Detection mode in Figure 24.

Green signal \rightarrow XTAL2

 $\text{Yellow signal} \rightarrow \text{RF Field}$

9 XTAL layout recommendations

The PCB introduces some parasitics, which must be considered and minimized during the PCB design. The stray capacitance of the PCB (C_{PCB_STRAY}) might influence the XTAL start-up significantly. Find a simplified illustration showing most of the PCB parasitics in <u>Figure 25</u>. In general, the XTAL must be connected as close as possible to the CLK1 and CLK2 pins from the NFCC to achieve the best performance possible. Find more design recommendations below:

- As the XTAL is sensitive to parasitic capacitance and noise, it is advised to:
 - place the XTAL far from other signals (especially other CLK lines or signals with frequent switching);
 - place the XTAL far from heat sources;
 - limit the crosstalk between CLK lines and other signals.
- Load capacitor connections:
 - Choose a capacitor with a good temperature stability such as COG/NP0 and a maximum tolerance of 2%.
 - Place the capacitors close to each other and to the XTAL.
- Avoid connecting them to dirty ground.
- PCB layout (see an example in Figure 28):
 - XTAL1 and XTAL2 traces should be as short as possible to reduce C_{PCB_IN} / C_{PCB_OUT} parasitic capacitance.
 - Increase the spacing ("d") between XTAL1 and XTAL2 to reduce the C_{PCB_STRAY}.
 - If possible, route the XTAL1 and XTAL2 traces symmetrically (same length).
 - Do not use vias for XTAL1 and XTAL2 traces.
 - Use a "keep-out" area around the crystal unit. The GND connection should use vias to the next GND layer. .




Figure 25. Illustration of the PCB Parasitics

The stray and parasitic capacitances can be estimated using the formulas described in Figure 26.

$$C_{PCB_STRAY} = \frac{\varepsilon_{free_space^{*\varepsilon}r-air^{*l*w}}}{d} (pF)$$
Figure 26. PCB Stray capacitance calculation
$$C_{PCB_IN2}/C_{PCB_OUT2} = \frac{\varepsilon_{free_space^{*l*w*\varepsilon}r-pcb}}{h} (pF)$$
Figure 27. Parasitic capacitance calculation

- $\epsilon_{r-free air}$ vacuum permittivity
- ϵ_{r-PCB} relative permittivity of the PCB
- I length of the trace
- w- width of the trace
- d distance between traces
- h height of the PCB

Find an example of PCB layout in Figure 28.




Figure 28. XTAL PCB layout example

10 XTAL references

Each NFCC from the NXP portfolio may require an XTAL with differing parameters due to different clock block implementations and/or requirements for start-up timing (ULPCD, LPCD, or Standard digital polling).

NFCC clock interfaces with XTAL oscillators have been verified with several references as shown in <u>Section 10</u>. Other crystal units might be suitable for the specified usage, but only those discussed within this document have been validated by NXP.

When using a different XTAL, frequency accuracy, drive level, nominal load capacitance, and ESR must be carefully selected according to the specification provided in each product data sheet.

10.1 XTAL references - PN5190/PN7642/PN7220

The recommended XTAL specifications are provided in the <u>PN5190B1</u>, <u>PN5190B2</u>, <u>PN7642</u> and <u>PN7220</u> product data sheets.

See the list of XTAL References in <u>Table 2</u>.

Table 2. XTAL references - PN5190/PN7642/PN7220

XTAL Manufacturer	XTAL Part Number	Note
TXC	8J27170001	Supports also ULPCD
EPSON	FA-118T 27.1200MD50Z-K3	Only for LPCD and Standard polling
NDK	NX2016SA 27.12 MHz EXS00A-CS06346	Only for LPCD and Standard polling

10.2 XTAL references - PN7160/PN7161

The recommended XTAL specification is provided in the PN7160 product data sheet.

See the list of XTAL References in Table 3.

Table 3. XTAL references - PN7160

XTAL Manufacturer	XTAL Part Number	Note
NDK	NX2016SA 27.12 MHz EXS00A-CS06346	-
NDK	NX2016HA 27.12 MHz EXS00A-CH00075	-
MURATA	XRCGB27M120F3M10R	-

Note: For PN7160, it is important to use a crystal with **nominal load capacitance 10pF**. Lower value might lead to low negative resistance and then issues with the XTAL start-up. If a crystal with lower nominal capacitance is used, e.g, 8pF, the customer would need to increase the load capacitance seen by XTAL (mainly by CL1 and CL2) at the cost of frequency accuracy. See <u>Section 5.1</u>.

10.3 XTAL references - CLRC663 plus Family

The recommended XTAL specification is provided in the <u>CLRC663 plus Family</u> product data sheet.

See the list of XTAL References in <u>Table 4</u>.

Table 4. XTAL references - CLRC663 plus Family

XTAL Manufacturer	XTAL Part Number	Note
MURATA	XRCGB27M120F3M10R0	-

10.4 XTAL references - PN5180

The recommended XTAL specification is provided in the <u>PN5180</u> product data sheet.

See the list of XTAL References in <u>Table 5</u>.

Table 5. XTAL references - PN5180

XTAL Manufacturer	XTAL Part Number	Note
TXC	7M-27.120MEEQ-T	-

10.5 XTAL references - PN7462 Family


The recommended XTAL specification is provided in the PN7462 Family product data sheet.

See the list of XTAL References in <u>Table 6</u>.


Table 6. XTAL references - PN7462 Family

XTAL Manufacturer	XTAL Part Number	Note
EPSON	Q22FA12800034	-


11 Annex 1: XTAL start-Uup time simulations



11.1 Different C_{LOAD}




AN14518



11.2 Different C_{MOTIONAL}


11.3 Different C_{SHUNT}



AN14518

Crystal Oscillator Design Guide

11.4 Different ESR



11.5 Different gm



12 Abbreviations and acronyms

Acronym	Description
NFCC	NFC controller
ESR	Equivalent series resistance
XTAL	Crystal oscillator

13 References

- [1] Data sheet PN7160/PN7161: Near Field Communication (NFC) controller (link)
- [2] Data sheet CLRC663: High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus (link)
- [3] Data sheet PN5180: High-performance multiprotocol full NFC frontend, supporting all NFC Forum modes (link)
- [4] Data sheet PN7462: NFC Cortex-M0 microcontroller (link)
- [5] Data sheet PN7642: Single-chip solution with high-performance NFC reader, customizable MCU, and security toolbox (<u>link</u>)
- [6] Data sheet PN5190B1: NFC frontend (link)
- [7] Data sheet PN5190B2: NFC frontend (link)
- [8] Data Sheet PN7220: NFC controller with NCI interface supporting EMV and NFC Forum applications (link)

14 Revision history

Table 8. Revision history		
Document ID	Release date	Description
AN14518 v.1.0	29 November 2024	Initial version

AN14518

Crystal Oscillator Design Guide

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect. Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace{\mathsf{B.V.}}$ – NXP B.V. is not an operating company and it does not distribute or sell products.

AN14518

Crystal Oscillator Design Guide

Licenses

Purchase of NXP ICs with NFC technology — Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Measurement results for different load	
	capacitances1	12
Tab. 2.	XTAL references - PN5190/PN7642/	
	PN7220	25
Tab. 3.	XTAL references - PN71602	25

Tab. 4.	XTAL references - CLRC663 plus Family26
Tab. 5.	XTAL references - PN5180
Tab. 6.	XTAL references - PN7462 Family26
Tab. 7.	Abbreviations and acronym
Tab. 8.	Revision history

AN14518

Crystal Oscillator Design Guide

Figures

Fig. 1.	Simplified design flowchart
Fig. 2.	Pierce oscillator in NFC Controller4
Fig. 3.	XTAL Model4
Fig. 4.	XTAL Load Capacitance model5
Fig. 5.	External load capacitance - formula6
Fig. 6.	"Pin header" probe + calibration kit6
Fig. 7.	Parasitic capacitance measurement7
Fig. 8.	Load capacitance connected to the XTAL9
Fig. 9.	XTAL pullability - formula9
Fig. 10.	ppm over loading capacitance connected to
	the XTAL 10
Fig. 11.	Measurement setup - Block diagram11
Fig. 12.	Measurement setup11
Fig. 13.	CL1 & CL2 = 10 pF 12
Fig. 14.	Applied negative resistance formula 13
Fig. 15.	Negative Resistance vs. Load
	Capacitance, different CPCB_STRAY14
Fig. 16.	Negative Resistance vs. Load
	Capacitance, different CXTAL15
Fig. 17.	Negative Resistance vs. Load
	Capacitance, different gm 16

Fig. 18.	Negative resistance test	17
Fig. 19.	XTĂL drive level	
Fig. 20.	Drive level - Formula	19
Fig. 21.	(RDAMPING in placement	
Fig. 22.	XTAL start-up	20
Fig. 23.	XTAL Start-up measurement - direct	
-	method	21
Fig. 24.	XTAL Start-up in ULPCD mode	22
Fig. 25.	Illustration of the PCB Parasitics	23
Fig. 26.	PCB Stray capacitance calculation	24
Fig. 27.	Parasitic capacitance calculation	24
Fig. 28.	XTAL PCB layout example	24
Fig. 29.	XTAL Start-Up - Legend	27
Fig. 30.	XTAL Start-Up, CLOAD = 10 pF and 6 pF	27
Fig. 31.	XTAL Start-Up, CMOTIONAL = 1 fF, 1.5 fF,	
	2 fF	28
Fig. 32.	XTAL Start-Up, CXTAL + CPCB_STRAY =	
	1.5 pF and 2.5 pF	28
Fig. 33.	XTAL Start-Up, ESR = 50 Ω and 100 Ω	29
Fig. 34.	XTAL Start-Up, gm = 16 and 32	29

AN14518

Crystal Oscillator Design Guide

Contents

1	Introduction	2
2	XTAL design - flowchart	3
3	XTAL oscillator - theory	4
4	XTAL oscillator - load capacitance	5
4.1	XTAL external load capacitors	6
5	XTAL oscillator - frequency accuracy	8
5.1	Frequency accuracy - check	
6	XTAL oscillator - negative resistance	13
6.1	Negative resistance - check	17
7	XTAL drive Level	18
7.1	Drive level - check	19
8	XTAL start-up	20
8.1	XTAL start-up - check	
9	XTAL layout recommendations	23
10	XTAL references	25
10.1	XTAL references - PN5190/PN7642/	
	PN7220	
10.2	XTAL references - PN7160/PN7161	
10.3	XTAL references - CLRC663 plus Family	
10.4	XTAL references - PN5180	26
10.5	XTAL references - PN7462 Family	26
11	Annex 1: XTAL start-Uup time	
	simulations	27
11.1	Different CLOAD	
11.2	Different CMOTIONAL	28
11.3	Different CSHUNT	28
11.4	Different ESR	29
11.5	Different gm	29
12	Abbreviations and acronyms	30
13	References	
14	Revision history	32
	Legal information	33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

Document feedback Date of release: 29 November 2024 Document identifier: AN14518