# **AN14183 FS2400 product guidelines**

**Rev. 2.0 — 8 November 2024 Application note**

#### **Document information**





## <span id="page-1-0"></span>**1 Introduction**

### <span id="page-1-1"></span>**1.1 FS24 safety system basis chip with low power and fit for ASIL B**

The FS2400 is a family of automotive safety system basis chip (SBC) devices with multiple power supplies designed to support secure car access applications using ultra-wide band (UWB), near-field communication and Bluetooth Low Energy (NFC-BLE) devices, while maintaining flexibility to fit other small applications requiring low power and CAN FD communication.

This family of devices supports a wide range of applications, offering a choice of output-voltage settings, physical interfaces, and integrated system-level features to address low-power and noise-sensitive applications with automotive safety integrity levels (ASIL) up to ASIL B.

The FS2400 integrates a battery-connected switched-mode regulator (V1) and a battery-connected linear regulator (V3) to supply the microcontroller, communication devices, and other devices . V1 offers a highperformance switching regulator capable of operating in pulse frequency modulation (PFM) mode and forced pulse width modulation (FPWM) mode. The mode of operation can be changed using wake pins to optimize noise management.

The FS2400 is developed in compliance with the ISO 26262:2018 standard. The FS2400 includes enhanced safety features with a fail-safe output, becoming part of a full safety-oriented system, covering ASIL B.

The FS2400 is offered in a 5 mm x 5 mm 32-Ld HVQFN package with wettable flanks.

#### **Operating range**

- **•** 40 V DC maximum input voltage.
- **•** Low-power off mode with low-sleep current and multiple wake-up sources.
- **•** Low-power on mode with HVBUCK (V1) active, HVLDO (V3) selectable by OTP and multiple wake-up sources.

### <span id="page-1-2"></span>**1.2 Applications**

- **•** UWB anchors
- **•** NFC anchors
- **•** BLE anchors
- **•** Combo anchors (UWB and BLE)
- **•** UWB radar
- **•** All small applications requiring low power and CAN FD
- **•** UWB master anchors

## <span id="page-2-1"></span>**2 Simplified diagram**

<span id="page-2-0"></span>

[Figure 1](#page-2-0) shows a simplified block diagram for a typical system with an FS2400.

## <span id="page-3-0"></span>**3 Application external components**

All external components must be automotive grade, AEC-Q100 (for IC chips), AEC-Q101 (for discrete components), and AEC-Q200 (for passive components).

### <span id="page-3-3"></span><span id="page-3-2"></span>**3.1 VBAT/VSUP components**



#### **Figure 2. VBAT/VSUP components**

<span id="page-3-1"></span>



## <span id="page-4-2"></span>**3.2 V1 - HVBUCK regulator**

## <span id="page-4-3"></span>**3.2.1 V1 - HVBUCK external components**

<span id="page-4-1"></span>

<span id="page-4-0"></span>



<b>Components</b>	<b>Description</b>
∣ C <sub>OUT_V1</sub>	$FSW$ BUCK = 2.2 MHz: • 10 µF nominal is recommended for 2 V, 2.5 V, and 3.3 V. Minimum effective capacitance is 6.5 µF (derating vs DC bias and temperature included). • 2 x 10 $\mu$ F nominal is recommended for 5 V. Minimum effective capacitance is 13 $\mu$ F (derating vs DC bias and temperature included). $FSW$ BUCK = 450 kHz: 4 x 10 µF nominal is recommended for 2 V, 2.5 V, and 5 V. Minimum effective capacitance is 25 µF (derating vs DC bias and temperature included). 5 x 10 uF nominal is recommended for 3.3 V. Minimum effective capacitance is 25 uF (derating vs DC bias and temperature included). Minimum voltage rating: 2 x V1 output voltage (3 x V1 output voltage is preferred to minimize DC bias derating)

**Table 2. V1 - HVBUCK components description***...continued*

## <span id="page-5-2"></span>**3.3 V3 - HVLDO regulator**

<span id="page-5-1"></span>



<span id="page-5-0"></span>



## <span id="page-6-2"></span>**3.4 WAKE/HID and HVIO pins**

#### <span id="page-6-3"></span>**3.4.1 Configuration as global input**

<span id="page-6-1"></span>

When configured as global, WAKEx/HIDx pins can either be used as wake-up sources or as a hardware identification (HID) solution. In the HID case, the pin is permanently connected to either VBAT, GND, or a floating node.

<span id="page-6-0"></span>**Table 4. Global inputs components description**

Component	<b>Description</b>		
$C_{IN\_WAKEx/HIDx}$	For WAKEx use case:		
	Decoupling capacitor close to the pin for immunity		
	$\cdot$ -22 nF nominal value		
	• Minimum voltage rating: 50 V		
	For HIDx use case:		
	Decoupling capacitor close to the pin for immunity		
	$\cdot$ -100 nF nominal value		
	• Minimum voltage rating: 50 V		
$C_{IN\_HVIO1}$	For HVIO1:		
	$\cdot$ -10 nF nominal value		
	• Minimum voltage rating: 50 V		
$R_{FILT}$	For WAKEx and HVIO1 use cases:		
	Series resistor to limit the input current		
	$\cdot$ -5.1 kQ nominal value		
	For HIDx use case:		
	• $-220$ Ω nominal value		

*Note: In the case of ground loss of the module, there is a possibility (if HIDx is connected to GND) that the current flows through the HIDx pin. In that case, the current through R<sub>FILT</sub> creates a ground-shift voltage equal to ISUP\*RFILT. In most cases, if the shift is significant enough, the device goes directly in Fail-safe state because of the V<sub>BOS UV</sub> triggered.* 

#### <span id="page-7-3"></span>**3.4.2 Configuration as local input**

<span id="page-7-1"></span>

When configured as local, WAKEx/HIDx pins can only be used as wake-up sources.

<span id="page-7-0"></span>**Table 5. Local inputs components description**

<b>Component</b>	<b>Description</b>
$ C_{IN}$ WAKEX	Decoupling capacitor close to the pin for immunity
$C_{IN}$ HVIO1	$\cdot$ -10 nF nominal value
	Minimum voltage rating: 50 V

#### <span id="page-7-4"></span>**3.4.3 Configuration as local output**

<span id="page-7-2"></span>



#### <span id="page-8-2"></span>**Table 6. Local output components description**

### <span id="page-8-5"></span>**3.5 Functional safety pins**

#### <span id="page-8-6"></span>**3.5.1 LIMP0: Configuration as global output**

<span id="page-8-4"></span>

#### <span id="page-8-3"></span>**Table 7. LIMP0 global components description**



<span id="page-8-0"></span>[1] In Low-power mode, if LIMP0 is asserted, the pin will drain a continuous current from the pullup source.<br>[2] Current between the pullup source and LIMP0\_OUT, when LIMP0 is released and LIMP0\_OUT connect

<span id="page-8-1"></span>metal performance, in the oriental current between the pullup source and LIMP0\_OUT, when LIMP0 is released and LIMP0\_OUT connected to GND + 1 V

### <span id="page-9-4"></span>**3.5.2 LIMP0: Configuration as local output**

<span id="page-9-2"></span>

#### <span id="page-9-1"></span>**Table 8. LIMP0 local components description**



<span id="page-9-0"></span>[1] In Low-power mode, if LIMP0 is asserted, the pin will drain a continuous current from the pullup source.

### <span id="page-9-5"></span>**3.5.3 RSTB: Configuration as local output**

<span id="page-9-3"></span>



#### <span id="page-10-0"></span>**Table 9. RSTB local components description**

## <span id="page-10-3"></span>**3.5.4 INTB: Configuration as local output**

<span id="page-10-2"></span>

#### **Figure 11. INTB local components diagram**

#### <span id="page-10-1"></span>**Table 10. INTB local components description**



## <span id="page-11-2"></span>**3.6 CAN pins**

<span id="page-11-1"></span>

## **Table 11. CAN components description**

<span id="page-11-0"></span>

## <span id="page-12-0"></span>**4 Bill of materials (BOM)**

## <span id="page-12-3"></span>**4.1 Application schematic used for HVBUCK @ 2.2 MHz**

<span id="page-12-2"></span>

#### Figure 13. Application schematic HVBUCK @ 2.2 MHz

## <span id="page-12-4"></span>**4.2 BOM for HVBUCK switching frequency at 2.2 MHz**

#### <span id="page-12-1"></span>Table 12. BOM reference for HVBUCK @ 2.2 MHz





#### **Table 12. BOM reference for HVBUCK @ 2.2 MHz***...continued*

<span id="page-14-1"></span>

## <span id="page-14-2"></span>**4.3 Application schematic used for HVBUCK @ 450 kHz**

**Figure 14. Application schematic for front end topology (450 kHz)**

## <span id="page-14-3"></span>**4.4 BOM for HVBUCK switching frequency at 450 kHz**

<span id="page-14-0"></span>





#### **Table 13. BOM reference for HVBUCK @ 450 kHz***...continued*

**16 / 63**

## <span id="page-16-1"></span>**5 Layout guidelines**

The FS2400 integrates multiple functional blocks in a single chip in a way that prevents any functions from disturbing one another. To stay consistent with that, to prevent any external emission or immunity issues and to optimize the function performances, some layout guidelines must be followed while routing the traces between FS2400 components on a printed circuit board (PCB). KITFS2400FRDMEVM rev C board layout can be used as a reference.

## <span id="page-16-2"></span>**5.1 V1 - HVBUCK layout**

- V1 HVBUCK input capacitor is connected as close as possible to the V1 IN pin. The capacitor should be orientated to allow direct connection between the FS2400 PGND pin and the capacitor ground.
- **•** The PGND ground shape should not be connected directly to the top layer's ground (to avoid any coupling of the noise to the battery). It should be connected through vias to an underlying layer (L3)
- **•** V1 HVBUCK input pi filter should be placed close to the V1\_IN pin
- **•** V1 HVBUCK current loop should be as small as possible with short and wide tracks to optimize regulation loop performances.
- **•** V1 HVBUCK feedback (connected to V1 pin) line should be shielded by surrounding the trace with GND.
- **•** Connect V1 HVBUCK feedback close to its output capacitors.
- **•** Place V1 HVBUCK bootstrap capacitor as close as possible to the FS24 pins.

[Figure 15](#page-16-0) is an example of a correct layout for HVBUCK. The bootstrap capacitor is placed on the bottom, as this is the closest it can be to the pin with this layout. The trace connecting the V1\_SW pin to LBUCK is also routed on the bottom layer.

<span id="page-16-0"></span>

**Figure 15. Example of V1 - HVBUCK layout**

## <span id="page-16-3"></span>**5.2 CAN layout**

- **•** The CAN bus should be routed in differential pairs with 120 Ω impedance.
- **•** The CAN bus should be routed on top.
- **•** The GNDCAN pin should be connected to the FS2400 exposed pad.
- **•** The CAN bus should be shielded with ground planes and ground vias around the traces.

[Figure 16](#page-17-0) is an example of a correct CAN layout.

<span id="page-17-0"></span>

# <span id="page-17-1"></span>**5.3 General guidelines**

- **•** Place as many vias as possible below the FS2400 exposed pad (3 x 3 grid minimum).
- **•** The exposed pad should not be directly connected to the different FS2400 GND pins (except GNDCAN).
- **•** If a high-current loop is going through multiple PCB layers, multiple vias are recommended to limit the parasitic resistance and inductance in the high current path.
- **•** When a signal is going through multiple PCB layers, ground vias around the layer interconnection are recommended to contain the electrical field.
- **•** Avoid low-level signals below V1 HVBUCK power components.
- **•** Connect components with high-impedance signals close to the device pin to avoid noise injection.
- **•** When crossing a sensitive signal with a power trace, have them crossing orthogonally to avoid any coupling.

## <span id="page-18-1"></span>**6 Engineering modes**

The FS2400 provides four distinct operation modes (Debug mode, Test mode, OTP mode, and Normal mode) with direct impact on device functionalities. All of these modes can operate in parallel. Understanding these modes helps to use the product properly.

For the first use, it is recommended to start the device in Debug mode. Debug mode disables the watchdog and other functional safety features, making engineering and debugging easier.

The voltage level on the FS2400 DEBUG pin is one condition for entering any given operation mode.

[Figure 17](#page-18-0) gives an overview of the device modes and actions to do in order to navigate through these.

<span id="page-18-0"></span>

### <span id="page-19-1"></span>**6.1 Detailed state machine**

In order to better understand the behavior of the device, [Figure 18](#page-19-0) illustrates the conditions for entering or exiting any state. The number of the state where the product is can be read inside the SPI register M\_SYS1\_CFG(0x06) -> M\_FSM\_STATE[4:0]. For more detailed information, see the [FS2400 data sheet](https://www.nxp.com/docs/en/data-sheet/FS2400.pdf).

<span id="page-19-0"></span>

### <span id="page-20-2"></span>**6.2 OTP mode**

OTP mode is intended for OTP emulation and OTP programming. It is Intended for use during the engineering development process and not in the production application condition or in the vehicle.

To enter OTP mode, the voltage on the DEBUG pin must be set at  $V_{\text{OTP}}$  (7.75 V < DEBUG pin < 8.15 V) prior to apply any voltage on VSUP pin.

In OTP mode:

- **•** No watchdog refresh is required as the watchdog is configured with infinite timeout and the watchdog window is fully opened.
- **•** RSTB 8 s timer is disabled.
- **•** Transition to fail-safe because of the fault error counter reaching its max value is disabled.
- **•** CAN transceiver is set to active by default.

The CAN transceiver being set to active by default in OTP mode allows an easy debug of the hardware and software routines. It is possible to emulate an OTP configuration and to start the power-up sequence while benefiting from Debug mode.

[Figure 19](#page-20-0) shows the sequence to emulate an OTP configuration, or if already programmed, to start the powerup sequence without watchdog refresh.

<span id="page-20-0"></span>

**Figure 19. OTP entry/emulation of programming sequence**

To enter OTP mode, use the following steps. Start from device power off or Low-power mode.

- 1. Apply  $V_{\text{OTP}}$  (7.75 V < DEBUG pin < 8.15 V).
- 2. Turn on the power supply higher than the  $V_{\text{SUP UVH}}$  threshold.

OTP mode can also be entered when waking up from Low-power modes. The state machine will pass through the OTP mode entry state and verify the threshold again.

#### <span id="page-20-3"></span>**6.2.1 OTP emulation**

Enter OTP mode and Test mode to emulate an OTP configuration. Follow the [instructions](#page-20-1) using KITFS2400FRDMEVM or KTFS24SKTFRDMEVM. Start from device power off or Low-power mode.

- <span id="page-20-1"></span>1. Apply  $V_{\text{OTP}}$  (7.75 V < DEBUG pin < 8.15 V) SW12 on in EVB.
- 2. Turn on the power supply higher than the  $V_{SUP}$  UVH threshold.
- 3. Send Test mode keys. A programming script usually contains Test mode keys.
- 4. Run a TBB script using the NXP GUI.
- 5. Pull the DEBUG pin below the OTP mode threshold. (SW12 off in EVB)

6. The device power-up sequence will start, and the device will remain in Debug mode and in Test mode. OTP configuration emulation will remain until device POR.

#### <span id="page-21-2"></span>**6.2.2 OTP programming**

OTP mode and Test mode are required to permanently program an OTP configuration. Follow the [instructions](#page-21-0) using KITFS2400FRDMEVM or KTFS24SKTFRDMEVM. The user can program device sectors twice. Make sure sectors are available. Start from device power off or Low-power mode.

- <span id="page-21-0"></span>1. Apply  $V_{\text{OTP}}$  (7.75 V < DEBUG pin < 8.15 V) SW12 on on the EVB.
- 2. Turn on the power supply higher than the  $V_{\text{SUP-UVH}}$  threshold.
- 3. Send Test mode keys. A programming script usually contains Test mode keys.
- 4. Program the device using the programming tool of the NXP GUI and a TBB [script](#page-21-1). Below is a script [example.](#page-21-1)
- 5. Pull the DEBUG pin below the OTP mode threshold. (On the EVB, is SW12 off.)
- 6. The device power-up sequence will start and the FS24 will remain in Debug mode and Test mode.
- 7. Restart the device without entering OTP mode (DEBUG pin < 7.75 V) to verify the OTP has been programmed. The regulators should start automatically.

```
Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by
 NXP and may only be used strictly in accordance with the applicable license
  terms found at https://www.nxp.com/LA_OPT_NXP_SW. Only the "internal use
  license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for
  this software.
//FS2400-B0 - OTP Editor
//file generated on Thu Oct 19 13:57:03 2023
//Device Type : QM
//OTP ID : A1
//OTP Revision : B
//Part Marking : PFS2400AVMA1ES
//Customer : NXP
//Write main registers
//Test mode entry
SET_MODE:FS2400-B0:test-mode
//Verify test mode entry
GET REG:FS2400-B0:M TestMode:M TM STATUS1
//Configure OTP Mirror Registers
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0008
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x011C
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0001
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x011D
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x003a
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x011E
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00a8
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x011F
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0017
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0120<br>SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x005
    \overline{REG:FS2400-B0:OTP:M\_MIRRORDATA:0x0057}SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0121
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0034
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0122
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0012
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0123
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00fc
```

```
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0124
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00bc
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0125
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x000c
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0126
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0040
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0127
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0000
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0128
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0080
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0129
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0022
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012A
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00cf
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012B
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00cf
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012C
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x00f0
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012D 
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0022<br>SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012E
    REG:FS2400-B0:OTP:M_MIRRORCMD:0x012E
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0000
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x012F
SET_REG:FS2400-B0:OTP:M_MIRRORDATA:0x0030
SET_REG:FS2400-B0:OTP:M_MIRRORCMD:0x0130
//OTP Command CRC Fill \overline{+} GO
SET_REG:FS2400-B0:M_OTP:M_OTPCMD:0x0125
//OTP Command CRC_Check + GO
SET_REG:FS2400-B0:M_OTP:M_OTPCMD:0x0124
//Verify test mode entry
GET_REG:FS2400-B0:M_TestMode:M_TM_STATUS1
//----------------------------- END MAIN --------------------------
```
### <span id="page-23-2"></span>**6.3 Debug mode**

Debug mode can be used during the customer production process. In Debug mode, no watchdog refresh is required as the watchdog is disabled along with other safety features. This mode can be accessed by applying  $V_{\text{DRG}}$  (3.5 V < DEBUG pin < 5.5 V) on the DEBUG pin prior to applying any voltage to the VSUP pin.

Once the VSUP pin is supplied properly, the device will start its power-up sequence and allow MCU programming or easy debug.

It is assumed that an OTP configuration was programmed into the device before Debug mode entry.

<span id="page-23-1"></span>

**Figure 20. Debug mode flow chart**

The FS24 can exit Debug mode using the DBG\_EXIT bit from the M\_SYS1\_CFG SPI register. The procedure is detailed in [Section 7.3](#page-28-0).

## <span id="page-23-3"></span>**6.4 Debug entry circuitry**

To enter OTP mode or Debug mode, the proposed circuitry, shown in [Figure 21](#page-23-0), powered from VBOS can be used. The VBOS regulator manages the best of supply from VSUP (or V1 in LPON mode) to efficiently generate the power to supply the internal biasing of the device, in all device modes.

For Debug mode, to start the power-up sequence without need for watchdog refresh, place a jumper between signal DBG 5V and the DEBUG pin. This will apply ~4.3 V to the DEBUG pin.

To get to OTP mode for emulation or programming, a switch (DBG\_SW in [Figure 21\)](#page-23-0) can be added to apply ~8 V on the DEBUG pin. Once the OTP script has been sent, DBG\_SW should be opened to start the power-up sequence.

<span id="page-23-0"></span>

## <span id="page-24-1"></span>**7 Operation modes**

### <span id="page-24-2"></span>**7.1 INIT state**

#### <span id="page-24-3"></span>**7.1.1 INIT registers configuration**

After power up, the INIT state machine waits in INIT state. In this state, the MCU must configure FS 1 xxx registers and then perform a good watchdog refresh to get out of the INIT state.

During this phase, the following features should be configured.

- 1. **Configure** all overvoltage and undervoltage impact on RSTB and LIMP0 with VxMON\_OV\_XXXX\_IMPACT and VxMON\_UV\_XXXX\_IMPACT SPI bits.
- 2. **Configure** the WD window period, the WD counters limits and its impact on RSTB and LIMP0. Ensure the configuration does not violate the FTTI requirement at system level. *Note: INIT state is the only state where you can configure the WD period to infinite. Once out of the INIT state you can only configure the WD period using the values defined between 1 and 16384 ms.*
- 3. **Configure** the fault error counter limit and its impact on RSTB and LIMP0 at intermediate value
- 4. **Configure** the RSTB pulse duration, RSTB request enablement, external RSTB monitoring enablement, RSTB 8 sec timer enablement
- 5. **Configure** Ext. IC error monitoring and its impact on RSTB

When all FS I xxx registers are written, the MCU should send a good WD refresh to get out of the INIT state and close the FS2400 initialization phase. By default, the WD period is configured to 256 ms. If the good WD refresh is not sent before those 256 ms, the WD error counter will be incremented. Incrimenting will eventually lead the device to generate RSTB pulses and/or main state machine transition to Fail-state state.

The figures in [Table 14](#page-24-0) shows an example of an INIT registers' configuration for the VMONs reaction for V0MON, V1MON, V3MON :

<span id="page-24-0"></span>**Table 14. VMON OV/UV reaction configuration example**



V1MON OV RSTB IMPACT: RSTB Assertion -V1MON\_OV\_LIMP0\_IMPACT: LIMP0 Assertion ~ V1MON UV RSTB IMPACT: **RSTB Assertion** V1MON\_UV\_LIMP0\_IMPACT: LIMP0 Assertion ~ aaa-054620

SPI registers to write: FS\_I\_OVUV\_CFG1 : 0x1680 FS\_I\_OVUV\_CFG2 : 0x0480

<span id="page-25-0"></span>



#### <span id="page-25-1"></span>**7.1.2 INIT CRC**

If the feature is enabled by OTP, the FS2400 provides a cyclic 8-bit CRC to verify the integrity of the INIT registers. Refer to the [FS2400 data sheet](https://www.nxp.com/docs/en/data-sheet/FS2400.pdf) for more information.

#### <span id="page-25-2"></span>**7.1.2.1 Computing the CRC**

The 8-bit CRC is computed on the result of the concatenation of the following register bits:

- **•** FS\_I\_OVUV\_CFG1[15:0]
- **•** FS\_I\_OVUV\_CFG2[15:0]
- **•** FS\_I\_ERRMON\_LIMP0\_CFG[15:0]
- **•** FS\_I\_FSSM\_CFG[15:4]
- **•** FS\_I\_WD\_CFG[15:7]

Reserved bits are not part of the concatenation

The calculation to apply on the result of the concatenation is the same as the SPI CRC, using x^8+x^4+x^3+x^2+1 polynomial. The MCU must write the obtained CRC in the FS\_CRC register before closing the INIT phase, after the modification of the INIT registers.

[Figure 23](#page-26-0) an example of INIT CRC computation based on a given configuration of the INIT registers.

<span id="page-26-0"></span>

**Figure 23. INIT CRC computation example**

The FS24 GUI provides a tool to compute the INIT CRC result.

### <span id="page-26-1"></span>**7.1.2.2 INIT CRC fault reaction**

The reaction to an INIT CRC error can be configured using the INIT\_CRC\_LIMP0\_IMPACT bit. When set to 0, there is no reaction upon an INIT CRC error event. When set to 1, an INIT CRC error will lead to LIMP0 pin assertion (if enabled) and an incrementation of the fault error counter.

When LIMP0 is disabled by OTP, INIT\_CRC\_LIMP0\_IMPACT is set to 0. Otherwise, the fault error counter is incremented at each CRC cycle and lead to a transition to fail-safe (when the fault error counter limit is reached).

## <span id="page-26-2"></span>**7.2 Normal applicative mode**

When the device is in Normal applicative mode (Main state machine in normal mode, INIT state machine is in INIT\_0 state and FS2400 is not in debug mode), the system is fully functional with all power supplies enabled and the device is providing full monitoring and operation of all the safety features in the device.

The FS2400 main state machine enters normal mode once regulators are powered-up without any error detected. No additional SPI commands are required to get the state machine to normal mode. As long as the WD is correctly configured/refreshed and no error occurs, the main state machine will remain in normal mode.

To stay in normal mode without having the MCU refreshing the WD, the MCU can configure the WD period to infinite by writing WDW\_PERIOD[3:0] = 0b0000 in the FS\_WDW\_CFG SPI register.

[Figure 24](#page-27-0) shows how to correctly power-up the FS2400 (without Debug mode) to keep the main state machine in normal mode.

<span id="page-27-0"></span>

**Figure 24. Normal mode entry diagram**

The following [sequence](#page-27-1) can be used to get to Normal applicative mode after powering-up the device.

```
Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by
 NXP and may only be used strictly in accordance with the applicable license
 terms found at https://www.nxp.com/LA_OPT_NXP_SW. Only the "internal use
 license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for
 this software.
//Clear RSTB event flag
SET_REG:FS2400:SAFETY:FS_SAFETY_OUTPUTS:0x3804
//Clear POR and BAT FAIL
SET_REG:FS2400:FUNCTIONAL:M_SYS_CFG:0x5000
//Set WD to infinite
SET_REG:FS2400:SAFETY:FS_WDW_CFG:0x0000
//Configure INIT OVUV reaction
SET_REG:FS2400:WRITE_INIT_SAFETY:FS_I_OVUV_CFG2:0x16ad
//Get out of INIT by sending one good WD refresh
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0x5ab2
//Get Fault error counter to 0 by refreshing the WD
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0xd564
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0x5ab2
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0xd564
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0x5ab2
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0xd564
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0x5ab2
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0xd564
```
### <span id="page-28-0"></span>**7.3 Normal mode using Debug mode**

In order to get the device to stay in normal mode without any action required from the MCU, the Debug mode can be used. To start the device in Debug mode : before powering the device, 5 V must be applied to the FS2400 DEBUG pin. Once the device is started by applying 12 V to the VSUP pin, the power-up sequence will start the V1 and V3 regulators.

It is possible to get to Normal applicative mode (thus out of the Debug mode) without shutting down the device. Using the "DBG\_EXIT" bit from the M\_SYS1\_CFG SPI register, the device will exit the Debug mode. Before doing so, the MCU has to:

- 1. Make sure that the WD period has correctly been set (to either infinite or to the desired period).
- 2. Get out of the INIT state by sending a good WD refresh.

<span id="page-28-2"></span>

**Figure 25. Normal applicative mode entry steps diagram using debug mode**

The folllowing [sequences](#page-28-1) can be used to get to normal applicative mode after powering up the device in Debug mode.

```
Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by
 NXP and may only be used strictly in accordance with the applicable license
  terms found at https://www.nxp.com/LA_OPT_NXP_SW. Only the "internal use
 license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for
 this software.//The device main state machine is in Normal mode
//The device INIT state machine is in INIT state
//The WD is enabled by OTP
//The device starts in Debug mode
//Set the WD period to infinite
SET_REG:FS2400:SAFETY:FS_WDW_CFG:0x0000
//Exit Debug mode
SET_REG:FS2400:FUNCTIONAL:M_SYS1_CFG:0x4818
//Get out of the INIT state by writing a good WD refresh
SET_REG:FS2400:SAFETY:FS_WD_ANSWER:0x5ab2
```
### <span id="page-29-2"></span>**7.4 LPON mode**

The LPON mode is a Low-power on mode, providing support to the minimum system requirements with low current consumption from the battery. During LPON mode, only the V1 (HVBUCK) regulator remains enabled by default to supply the microcontroller. V3 (HVLDO) regulator can be enabled in this mode depending on "V3ON\_LPON" bit from M\_REG\_CTRL SPI register.

LPON mode can be accessed using two different methods while in Normal mode:

- 1. Writing the "GO2LPON" bit from the M\_SYS\_CFG SPI register
- 2. Setting the HVIO1 pin function as "mode selection" (using the HVIO1\_WUCFG[1:0] bits) and applying a falling edge to the pin

Before making the transition to LPON, be sure to correctly configure the desired wake-up sources to wakeup from LPON. This is done by configuring bits from M\_IOWU\_EN and M\_WU1\_EN SPI registers.

<span id="page-29-0"></span>

**Figure 26. M\_IOWU\_EN register to select wake up event**

### <span id="page-29-3"></span>**7.5 LPOFF mode**

This mode is intended to place the system in a fully off state with no system supplies active. Logic circuitry is supplied internally to allow proper wake-up from any of the available wake-up mechanism, with the minimum current consumption possible.

While in Normal mode, LPOFF mode can be accessed by writing the "GO2LPOFF" bit from the M\_SYS\_CFG SPI register.

Before making the transition to LPOFF, be sure to correctly configure the desired wake-up sources to wake-up from LPOFF. This is done by configuring bits from M\_IOWU\_EN and M\_WU1\_EN SPI registers.

<span id="page-29-1"></span>

**Figure 27. M\_WU1\_EN register to select wake up event**

## <span id="page-30-1"></span>**7.6 CAN operation**

#### <span id="page-30-2"></span>**7.6.1 Enabling the CAN transceiver**

The CAN transceiver integrated in the FS2400 has four different mode: Offline, Wake-up capable, Listen only, and Active. Active is the mode that allows to send and receive CAN frames.

<span id="page-30-0"></span>

When the FS2400 is not in Debug mode, in order to use the CAN transceiver, the MCU needs to get the CAN state to CAN\_ACTIVE. In order to do this, the FS2400 should be in Normal mode and the MCU should set the CAN\_MODE[1] bit from the M\_CAN SPI register.

When the FS2400 is in Debug mode, the CAN transceiver is active regardless of the CAN\_MODE[1:0] bits state.

The MCU can control that the CAN transceiver is in active mode by reading the CAN ACTIVE\_MODE\_S status bit in the same SPI register.

The following [sequence](#page-31-0) shows is an example of a commands sequence to activate the CAN transceiver:

<span id="page-31-0"></span>Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be used strictly in accordance with the applicable license terms found at https://www.nxp.com/LA\_OPT\_NXP\_SW. Only the "internal use license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for this software. //The device main state machine is in Normal mode //Transceiver active mode SET\_REG:FS2400:FUNCTIONAL:M\_CAN:0x0220 //Configuration CAN wake-up and interrupt capability SET\_REG:FS2400:FUNCTIONAL:M\_WU1\_EN:0x0003 //Read CAN state machine state GET\_REG:FS2400:FUNCTIONAL:M\_CAN\_MSK

#### <span id="page-31-1"></span>**7.6.2 CAN transceiver supply undervoltage**

In most application use cases, the CAN transceiver is supplied through the VVCC5CAN by V3 regulator. That is why when the transceiver is set to ACTIVE mode or LISTEN ONLY mode, it is shut down on a V3 undervoltage event.

Nevertheless in some application use cases, the CAN transceiver can be supplied using V1 regulator. In this case, to guaranty that the CAN transceiver is shut down on a V1 undervoltage event, NXP recommends to configure the FS2400 to assert LIMP0 on a V1 undervoltage and that the MCU sets CAN\_FS\_DIS bit to 0. Additionally, the MCU must set CAN MODE = 0b00 when the FS2400 reports an undervoltage on V1 regulator.

#### <span id="page-31-2"></span>**7.6.3 Mode change and CAN wake-up capability**

When transitioning to LPON, the CAN state machine transitions automatically to Wake-up capable mode. It takes 4 µs for the state machine to change state and for FS24 to be capable to detect any wake-up event.

This structural blind spot can be prevented by changing the CAN state to "wake-up capable" by SPI using CAN\_MODE[1:0] bits, before sending the "GO2LPON" request.

## <span id="page-32-2"></span>**8 MCU programming**

#### <span id="page-32-3"></span>**8.1 SPI communication**

The FS24 provides a 32-bit SPI interface with the following arrangement:

Primary output secondary input bits (MOSI):

- **•** Bits 31 to 25: register address
- **•** Bit 24: read/write (For reading Bit 24 = 0; For writing Bit 24 = 1)
- **•** Bits 23 to 8: control bits
- **•** Bits 7 to 0: cyclic redundant check (CRC)

Primary input secondary output bits (MISO):

- **•** Bits 31 to 24: general device status
- **•** Bits 23 to 8: device internal control register content
- **•** Bits 7 to 0: cyclic redundant check (CRC)

The digital SPI pins (CSB, SCLK, MOSI, MISO) are referenced to VDDIO.

The MCU is the master driving MOSI. FS24 is the slave driving MISO. The MISO data is latched at the SCLK rising edge and MOSI data is latched at the SCLK falling edge. MSB is sent first.

In write command, MISO [31:24] bits are the general status flags, [23:8] bits are all 0 and MISO [7:0] is the CRC of the message sent by the FS24. In read command, MOSI [23:8] bits are all 0 and MOSI [7:0] is the CRC of the message sent by the MCU.

[Table 15](#page-32-0) describes SPI communication protocol for writing data into the FS24. [Table 16](#page-32-1) describes reading data from the FS24.



#### <span id="page-32-0"></span>**Table 15. SPI write command message construction**

#### <span id="page-32-1"></span>**Table 16. SPI read command message construction**



#### <span id="page-33-0"></span>**SPI with CRC frame examples:**



**Figure 29. Read example M\_SYS1\_CFG(0x06)**

The waveform shown in [Figure 29](#page-33-0) is obtained after clicking the **Read** button in the GUI, as shown in [Figure 30](#page-33-1):

<span id="page-33-1"></span>

#### **Figure 30. Read button**

Write example M\_SYS1\_CFG(0x06) => Debug mode exit :

<span id="page-33-2"></span>

The waveform shown in [Figure 31](#page-33-2) is obtained after clicking the **Write?** button in the GUI as shown in [Figure 32](#page-34-0):

# **NXP Semiconductors AN14183**

#### **FS2400 product guidelines**

<span id="page-34-0"></span>

#### <span id="page-34-4"></span>**8.1.1 CRC calculation**

An 8-bit CRC is required for each write and read SPI command. Computation of a CRC is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is x^8+x^4+x^3+x^2+1 (identified by 0x1D) with a seed value of hexadecimal '0xFF'.

<span id="page-34-3"></span>

The effect of CRC encoding procedure is shown in [Table 17.](#page-34-1) The seed value is appended into the most significant bits of the shift register.

<span id="page-34-1"></span>**Table 17. Data preparation for CRC encoding**



<span id="page-34-2"></span>**Table 18. Data preparation for CRC encoding**



- 1. Using a serial CRC calculation method, the transmitter rotates the seed and data into the least significant bits of the shift register.
- 2. During the serial CRC calculation, the seed and the data bits are XOR compared with the polynomial data bits. When the MSB is logic 1, the comparison result is loaded in the register, otherwise the data bits are simply shifted.

*Note: The 32-bits message to be processed must have the bits corresponding to the CRC byte all equal to zero (00000000).*

3. Once the CRC is calculated, it replaces the CRC byte initially set to all zeros and is transmitted.

#### **Procedure for CRC decoding**

- 1. The seed value is loaded into the most significant bits of the receive register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the least significant bits of the shift register in the order received (MSB first).
- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
	- **•** If the shift register contains all zeros, the CRC is correct.
	- **•** If the shift register contains a value other than zero, the CRC is incorrect.

#### <span id="page-35-0"></span>**8.1.2 Cycle redundancy code example**

```
Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by
 NXP and may only be used strictly in accordance with the applicable license
 terms found at https://www.nxp.com/LA_OPT_NXP_SW. Only the "internal use
 license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for
 this software.
* Definitions
******************************************************************************/
/* Assert macro does nothing */
#define FS_ASSERT(x) ((void)0)
/* Data frame (SPI or I2C). */
#define FS24_COMM_FRAME_SIZE 0x04U /* Length of the communication frame */
#define FS24_REG_ADDR_MASK 0x3FU /* Register address mask */
#define FS24_REG_ADDR_SHIFT 0x01U /* SPI register address shift */
/* CRC polynomial used for SPI communication. */
#define FS24 CRC TBL SIZE 256U /* Size of CRC table. */
#define FS24_COM_CRC_POLYNOM 0x1DU /* CRC polynom. */
#define FS24_COM_CRC_INIT 0xFFU /* CRC initial value.
* Constants
******************************************************************************/
/* CRC lookup table. */
static const uint8 t FS24 CRC TABLE[FS24 CRC TBL SIZE] = {
0x00U, 0x1DU, 0x3AU, 0x27U, 0x74U, 0x69U, 0x4EU, 0x53U, 0xE8U, 0xF5U, 0xD2U,
 0xCFU, 0x9CU,
0x81U, 0xA6U, 0xBBU, 0xCDU, 0xD0U, 0xF7U, 0xEAU, 0xB9U, 0xA4U, 0x83U, 0x9EU,
 0x25U, 0x38U,
0x1FU, 0x02U, 0x51U, 0x4CU, 0x6BU, 0x76U, 0x87U, 0x9AU, 0xBDU, 0xA0U, 0xF3U,
 0xEEU, 0xC9U,
0xD4U, 0x6FU, 0x72U, 0x55U, 0x48U, 0x1BU, 0x06U, 0x21U, 0x3CU, 0x4AU, 0x57U,
 0x70U, 0x6DU,
0x3EU, 0x23U, 0x04U, 0x19U, 0xA2U, 0xBFU, 0x98U, 0x85U, 0xD6U, 0xCBU, 0xECU,
 0xF1U, 0x13U,
0x0EU, 0x29U, 0x34U, 0x67U, 0x7AU, 0x5DU, 0x40U, 0xFBU, 0xE6U, 0xC1U, 0xDCU,
 0x8FU, 0x92U,
0xB5U, 0xA8U, 0xDEU, 0xC3U, 0xE4U, 0xF9U, 0xAAU, 0xB7U, 0x90U, 0x8DU, 0x36U,
 0x2BU, 0x0CU,
0x11U, 0x42U, 0x5FU, 0x78U, 0x65U, 0x94U, 0x89U, 0xAEU, 0xB3U, 0xE0U, 0xFDU,
 0xDAU, 0xC7U,
0x7CU, 0x61U, 0x46U, 0x5BU, 0x08U, 0x15U, 0x32U, 0x2FU, 0x59U, 0x44U, 0x63U,
 0x7EU, 0x2DU,
0x30U, 0x17U, 0x0AU, 0xB1U, 0xACU, 0x8BU, 0x96U, 0xC5U, 0xD8U, 0xFFU, 0xE2U,
 0x26U, 0x3BU,
0x1CU, 0x01U, 0x52U, 0x4FU, 0x68U, 0x75U, 0xCEU, 0xD3U, 0xF4U, 0xE9U, 0xBAU,
 0xA7U, 0x80U,
0x9DU, 0xEBU, 0xF6U, 0xD1U, 0xCCU, 0x9FU, 0x82U, 0xA5U, 0xB8U, 0x03U, 0x1EU,
 0x39U, 0x24U,
0x77U, 0x6AU, 0x4DU, 0x50U, 0xA1U, 0xBCU, 0x9BU, 0x86U, 0xD5U, 0xC8U, 0xEFU,
 0xF2U, 0x49U,
0x54U, 0x73U, 0x6EU, 0x3DU, 0x20U, 0x07U, 0x1AU, 0x6CU, 0x71U, 0x56U, 0x4BU,
 0x18U, 0x05U,
0x22U, 0x3FU, 0x84U, 0x99U, 0xBEU, 0xA3U, 0xF0U, 0xEDU, 0xCAU, 0xD7U, 0x35U,
 0x28U, 0x0FU,
0x12U, 0x41U, 0x5CU, 0x7BU, 0x66U, 0xDDU, 0xC0U, 0xE7U, 0xFAU, 0xA9U, 0xB4U,
 0x93U, 0x8EU,
0xF8U, 0xE5U, 0xC2U, 0xDFU, 0x8CU, 0x91U, 0xB6U, 0xABU, 0x10U, 0x0DU, 0x2AU,
 0x37U, 0x64U,
0x79U, 0x5EU, 0x43U, 0xB2U, 0xAFU, 0x88U, 0x95U, 0xC6U, 0xDBU, 0xFCU, 0xE1U,
 0x5AU, 0x47U,
```

```
0x60U, 0x7DU, 0x2EU, 0x33U, 0x14U, 0x09U, 0x7FU, 0x62U, 0x45U, 0x58U, 0x0BU,
  0x16U, 0x31U,
0x2CU, 0x97U, 0x8AU, 0xADU, 0xB0U, 0xE3U, 0xFEU, 0xD9U, 0xC4U
};
* Private Functions - Implementation
                                           ******************************************************************************/
/* This function calculates CRC value of passed data array.
* Takes bytes in inverted order due to frame format. */
static uint8 t FS24 CalcCRC(const uint8 t* data, uint8 t dataLen)
{
uint8_t crc; /* Result. */
uint8_t tableIdx; /* Index to the CRC table. */
uint8_t dataIdx; /* Index to the data array (memory). */
FS_ASSERT(data != NULL);
FSASSERT(dataLen > 0);
\sqrt{x} Set CRC token value. */
crc = FS24_COM_CRC_INIT;
for (dataIdx = dataLen - 1; dataIdx > 0; dataIdx --)
{
tableIdx = crc ^ data[dataIdx];
crc = FS24 CRC TABLE[tableIdx];
}
return crc;
}
/* Set CRC token value. */
crc = FS24_COM_CRC_INIT;
for (dataIdx = dataLen - 1; dataIdx > 0; dataIdx--)
{
tableIdx = \text{circ} \, \land \, \text{data}[\text{dataIdx}];\text{circ} = \text{FS24} \text{ CRC TABLE}[\text{tableIdx}];}
```
Using a lookup table to compute the CRC allows is faster than using the standard XOR operation bit to bit.

The principle of the lookup table is to store in advance all possible XOR operations between one byte of data and the CRC polynomial. That is to say 256 values.

[Figure 34](#page-36-0), [Figure 35,](#page-37-0) and [Figure 36](#page-37-1) are examples of CRC computations for a single byte that can be found in the look-up table:

<span id="page-36-0"></span>

<span id="page-37-0"></span>

<span id="page-37-1"></span>

### <span id="page-37-3"></span>**8.2 LIMP0 release**

To release LIMP0 after it was asserted because of a fault, several exit conditions must be validated before allowing the pin to be released:

- **•** Fault is removed, fault error counter = 0
- **•** SPI write to FS\_LIMP0\_REL [15:0] register:
	- **–** Bits 15 to 8 filled with ongoing FS\_WD\_TOKEN[15:8] reversed and complemented
	- **–** Bits 0 set to 1

[Below](#page-37-2) is the procedure to compute the FS\_LIMP0\_REL [15:0] value to release the safety outputs. [Table 19](#page-38-0) illustrates all these steps with an example:

- <span id="page-37-2"></span>1. Get the FS\_WD\_TOKEN[15:8] value.
- 2. Swap MSB/LSB of the value get in Step 1.
- 3. Invert all computed bits at Step 2.
- 4. Write bits 15 to 8 computed in Step 3 into FS\_LIMP0\_REL [15:8] register. Bits 0 (LIMP0\_REL) must be set to 1.



#### <span id="page-38-0"></span>**Table 19. FS\_LIMP0\_REL bits code to release LIMP0**

#### **LIMP0 release example:**

FS\_WD\_TOKEN : 0x5AB2  $\rightarrow$  FS\_LIMP0\_REL : 0xA501

FS\_WD\_TOKEN : 0xD564  $\rightarrow$  FS\_LIMP0\_REL : 0x5401

*Note: Bits B0 to B7 from the FS\_WD\_TOKEN are not considered to compute the FS\_LIMP0\_REL register.*

#### <span id="page-38-2"></span>**8.3 Watchdog**

#### <span id="page-38-3"></span>**8.3.1 Watchdog general information**

To continuously check the microcontroller software activity and its ability to perform basic computing, a watchdog is implemented through the SPI bus. The FS2400 checks by awaiting a specific answer from the microcontroller during a pre-defined period called window. The first half of the window is closed and the second half is open.

A good watchdog refresh is a good watchdog answer during the open window.

A bad watchdog refresh is a bad watchdog answer during the open window, no watchdog refresh during the open window, or a good watchdog answer during the closed window.

There are two types of watchdog: window watchdog and timeout watchdog. In FS2400, the window watchdog uses a fixed 50 % duty cycle window, whereas the timeout watchdog uses a fully opened window (duty cycle of 100 %).

To send a good watchdog answer, the MCU must read the value from the FS\_WD\_TOKEN SPI register and write it back to the FS\_WD\_ANSWER SPI register. The FS2400 uses two tokens that alternate each time the watchdog is correctly refreshed : 0x5AB2 and 0xD564.



<span id="page-38-1"></span>**Table 20. Watchdog types**

<span id="page-39-0"></span>

The first good watchdog refresh closes the initialization phase of the FS2400. Then the watchdog is running, and the microcontroller must refresh the watchdog in the open window of the watchdog window period. The duration of the watchdog window is configurable from 1.0 ms to 16384 ms with the WDW\_PERIOD [3:0] SPI bits.

When a RSTB event occurs, the watchdog is disabled and its configuration is reset as it would be after a POR of the device. The watchdog token is set to 0x5AB2, the window period is set to 256 ms and the watchdog type is set to timeout.

#### <span id="page-39-1"></span>**8.3.2 Watchdog in LPON**

Depending on the application requirements, the timeout watchdog can be enabled or disabled in LPON using the WD\_DIS\_LPON bit while in INIT phase.

When the FS2400 state machine makes its transition to LPON and WD\_DIS\_LPON = 0 (watchdog enabled in LPON), the MCU continues to refresh the watchdog.

When the FS2400 state machine makes its transition to LPON and WD\_DIS\_LPON = 1 (watchdog disabled in LPON), the watchdog configuration is reset: the watchdog token is set to 0x5AB2, the window period is set to 256 ms and the watchdog type is set to timeout. This implies that after waking up the FS2400 from LPON mode, the MCU must configure the watchdog. To make sure that the MCU is synchronized with the FS2400 watchdog window, the MCU sends the WD\_RST\_REQ command to reset the watchdog window before configuring the watchdog.

*Note: When sending the WD\_RST\_REQ command, the first watchdog window period will always be 256 ms, as this is the default configuration.*

[Figure 38](#page-40-0) illustrates how to handle the watchdog configuration during wake-up from the FS2400 LPON mode.

<span id="page-40-0"></span>

### <span id="page-40-1"></span>**8.4 Hardware identification (HID)**

#### <span id="page-40-2"></span>**8.4.1 Using WAKEx/HIDx pins**

The HID feature comes on top of the WAKE 2 pin and the WAKE 3 pin to allow the electronic control unit (ECU) location in the car based on the WAKEx/HIDx pins hardware connection.

The WAKEx/HIDx pin state can be:

- **•** Connected to VBAT
- **•** Connected to GND
- **•** Open

Using the two WAKEx/HIDx pins allows up to nine different HID combinations.

The HID is only available in Normal mode and is activated by writing HIDWx\_ENABLE = 1 in the M\_HW\_ID SPI register.

ECU identification is done by controlling the HID pullup and pulldown current sources (HIDWxPU/PD\_EN or HIDWxPU/PD\_DIS) and reading the associated WAKEx pin status using the WKx\_S bits of the M\_STATUS SPI register.

The pin threshold (HIDWx\_TH\_SEL), and pullup/pulldown current values (HIDWx\_10MA\_EN) are programmable via the M\_HW\_ID SPI register to allow integration into different systems.

[The script below](#page-41-0) is an example showing how to determine the hardware connection of the HID0 pin.

<span id="page-41-0"></span>Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be used strictly in accordance with the applicable license terms found at https://www.nxp.com/LA\_OPT\_NXP\_SW. Only the "internal use license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for this software. //Enable HID0 (WAKE2) pull-down circuitry, disable pull-up circuitry SET\_REG:FS2400:FUNCTIONAL:M\_HW\_ID:0x0260 //Get WAKE2 pin status GET REG:FS2400:FUNCTIONAL:M\_STATUS // Enable HIDO (WAKE2) pull-up circuitry, disable pull-down circuitry SET\_REG:FS2400:FUNCTIONAL:M\_HW\_ID:0x0290 //Wait for the pin to change level (min 20 μs) //Get WAKE2 pin status GET\_REG:FS2400:FUNCTIONAL:M\_STATUS

Based on the circuitry enabled and the status read from the pin status bits, the hardware connection of the pin can be determined by [Table 21.](#page-41-1)

#### <span id="page-41-1"></span>**Table 21. HID pin truth table**



#### <span id="page-41-3"></span>**8.4.2 Using LIMP0 pin**

The input buffer on the LIMP0 pin may be used as an additional HID pin if needed. In this case, an external bias current may be applied using a resistor connected to a supply.

<span id="page-41-2"></span>

To use LIMP0 as a HID pin, the FS2400 must be programmed with LIMP0\_EN\_OTP = 0 and the MCU must configure LIMP0 GPO = 1 during the INIT phase. The pin state is controlled using LIMP0 REQ (to assert the pin to low level) and LIMP0\_REL (to release the pin to high level) control bits. Its state can be read using LIMP0\_SNS bit from FS\_SAFETY\_OUTPUTS SPI register

[The script below](#page-42-0) is an example showing how to determine the hardware connection of the LIMP0 pin.

<span id="page-42-0"></span>Copyright 2024 NXP. NXP Confidential. This software is owned or controlled by NXP and may only be used strictly in accordance with the applicable license terms found at https://www.nxp.com/LA\_OPT\_NXP\_SW. Only the "internal use license" in Section 2.2 in the NXP SOFTWARE LICENSE AGREEMENT is granted for this software. //During INIT phase, configure LIMP0 as GPO SET\_REG:FS2400:WRITE\_INIT\_SAFETY:FS\_I\_ERRMON\_LIMP0\_CFG:0x8000

```
//Assert LIMP0 pin low
SET_REG:FS2400:SAFETY:FS_SAFETY_OUTPUTS:0x0001
//Get LIMP0 pin status
GET REG:FS2400:SAFETY:FS SAFETY OUTPUTS
```
//Release LIMP0 pin to high level SET\_REG:FS2400:SAFETY:FS\_LIMP0\_REL:0x0001 //Wait for the pin to change level (min 200  $\mu$ s) //Get LIMP0 pin status GET REG:FS2400:SAFETY:FS SAFETY OUTPUTS

Based on the circuitry enabled and the status read from the pin status bits, the hardware connection of the pin can be determined by [Table 22.](#page-42-1)

<span id="page-42-1"></span>**Table 22. LIMP0 pin as HID truth table**



### <span id="page-42-4"></span>**8.5 ABIST**

Running the ABIST requires the following four-step [procedure:](#page-42-2)

- <span id="page-42-2"></span>1. Always clear the previous ABIST results before launching a new ABIST.
- 2. Select one or more comparators to run the ABIST: V0MON, V1MON, V3MON, V1UVLP. Read the ABIST status: ABIST ready, ABIST ongoing.
- 3. Launch the ABIST.
- 4. Once the ABIST is done, read the diagnosis.

In addition to that procedure, the **following** are good practices when running the ABIST:

- <span id="page-42-3"></span>• When ABIST\_READY or ABIST\_DONE is stuck at 0, it is recommended to check that the VMONs are not reporting any overvoltage or undervoltage by reading the flags. It is also recommended to try to run the ABIST again by starting at Step 1.
- **•** When the ABIST fails for some voltage monitoring, it is recommended to rerun the ABIST from Step 1 to make sure that the failure is permanent. If it is, the LIMP0 pin should not be released.

[Figure 40](#page-43-0) shows this procedure in the form of a diagram, integrating the register bits that ares read and written at each step.

<span id="page-43-0"></span>

## <span id="page-43-1"></span>**8.6 Long duration timer (LDT) functions implementation**

The FS2400 provides five long duration timer (LDT) functions to count, enter, or exit from a Low-power mode. This feature provides a wide range of configurable counting periods. The LDT can count up to 194 days with a 1 s resolution, or 36 minutes with a 128 μs resolution.

### <span id="page-43-2"></span>**8.6.1 Function 1**

Function 1 generates a flag and an interrupt pulse (INTB) once the counter has reached its target value defined in LDT\_AFTER\_RUN.

- 1. Start from INIT\_FS or Normal mode
- 2. Configure M\_LDT\_CTRL
	- a. Clean LDT with LDT  $EN = 0$
	- b. Select Function 1 with LDT\_FNCT[2:0] = 0
	- c. Select short count (LDT\_MODE = 1) or long count (LDT\_MODE = 0)
	- d. Configure the real-time timer with LDT\_SEL = 1 (read real-time value of 24-bit timer)



<span id="page-44-0"></span>

*Note: LDT\_CNT will be reset when re-enabled again: LDT\_EN = 0 ➙ 1.*

### <span id="page-44-1"></span>**8.6.2 Function 2**

Function 2 allows the user to enter a Low-power mode once a counter has reached its target value. As soon as the LDT\_EN bit is enabled, the counter starts. While running, the LDT\_RUN bit is set to 1. Once the counter has reached the target value set in LDT\_AFTER\_RUN, the device goes to the selected Low-power mode in the M\_LDT\_CTRL register.

- 1. Start from INIT or Normal mode
- 2. Configure M\_LDT\_CTRL
	- a. Clean LDT with LDT  $EN = 0$
	- b. Select Function 2 with LDT\_FNCT[2:0] = 1
	- c. Select short count (LDT\_MODE = 1) or long count (LDT\_MODE = 0)

```
FS2400 product guidelines
```
- d. Configure the real-time timer with LDT\_SEL = 1 (read real-time value of 24-bit timer)
- 3. Set LDT\_AFTER\_RUN[15:0] counter value in the M\_LDT\_CFG1 register
- 4. Set LDT2LP to select either LPON mode or LPOFF mode
	- **•** For LPON mode: write LDT2LP = 1
	- **•** For LPOFF mode: write LDT2LP = 0
- 5. Send LDT  $EN = 1$

<span id="page-45-0"></span>

### <span id="page-45-1"></span>**8.6.3 Function 3**

Function 3 allows the user to enter and exit from a Low-power mode, using two configurable counter target values. In Normal mode, the LDT counts up to the after-run value configured in the LDT\_AFTER\_RUN[15:0] bits and enters the selected Low-power mode. Once in Low-power mode, the LDT will count to the wake-up target value set with bits LDT\_WUP\_L[15:0] and LDT\_WUP\_H[7:0] and wake the FS24 up, unless another wake-up event occurred before.

- 1. Start from INIT or Normal mode
- 2. Set LDT\_WUEN[1:0] =  $x1$  in M\_WU1\_EN
- 3. Configure M\_LDT\_CTRL
	- a. Clean LDT with LDT  $EN = 0$
	- b. Select Function 3 with LDT  $FNCT[2:0] = 2$
	- c. Select short count (LDT\_MODE = 1) or long count (LDT\_MODE = 0)

- d. Configure the real-time timer with LDT\_SEL = 0 (reads/sets target value of wake-up LDT timer)
- 4. Set LDT\_AFTER\_RUN[15:0] counter value in M\_LDT\_CFG1
- 5. Set LDT\_WUP\_L[15:0] and LDT\_WUP\_H[7:0] in M\_LDT\_CFG2 and M\_LDT\_CFG3
- 6. Set LDT2LP to select either LPON mode or LPOFF mode
	- **•** For LPON mode: write LDT2LP = 1
	- **•** For LPOFF mode: write LDT2LP = 0
- 7. Send  $LDT$   $EN = 1$

<span id="page-46-0"></span>

*Note: LDT\_CNT will be reset when re-enabled again: LDT\_EN = 0 ➙ 1.*

### <span id="page-46-1"></span>**8.6.4 Function 4**

Function 4 allows the user to exit a Low-power mode after the counter has reached its wake-up target value. Low-power mode should be entered with an SPI command or HVIO1 mode selection function. Once in Low-power mode, the LDT will count up to the wake-up target value set with LDT\_WUP\_L[15:0] and LDT\_WUP\_H[7:0] bits and wake the FS24 up, unless another wake-up event occurred before.

- 1. Start from INIT or Normal mode
- 2. Set LDT\_WUEN[1:0] = x1 in M\_WU1\_EN
- 3. Configure M\_LDT\_CTRL
	- a. Clean LDT with LDT\_EN = 0
	- b. Select Function 4 with LDT\_FNCT[2:0] = 3

- c. Select short count (LDT\_MODE = 1) or long count (LDT\_MODE = 0)
- d. Configure the real-time timer with LDT\_SEL = 0 (reads/sets target value of wake-up LDT timer)
- 4. Set LDT\_WUP\_L[15:0] and LDT\_WUP\_H[7:0] in M\_LDT\_CFG2 and M\_LDT\_CFG3
- 5. Send LDT  $EN = 1$
- 6. Send SPI command to go to LPON mode (GO2LPON = 1) or LPOFF mode (GO2LPOFF = 1)

<span id="page-47-0"></span>

*Note: LDT\_CNT will be reset when re-enabled again: LDT\_EN = 0 ➙ 1.*

### <span id="page-47-1"></span>**8.6.5 Function 5**

Function 5 allows the user to configure the LDT to count once in Low-power mode and to not wake up unless the counter overflows or if another wake-up event occurs. Low-power mode should be entered with SPI command.

- 1. Start from INIT or Normal mode
- 2. Set LDT\_WUEN $[1:0] = x1$  in M\_WU1\_EN
- 3. Configure M\_LDT\_CTRL
	- a. Clean LDT with LDT  $EN = 0$
	- b. Select Function 5 with LDT\_FNCT[2:0] = 4
	- c. Select short count (LDT\_MODE = 1) or long count (LDT\_MODE = 0)
	- d. Configure the real-time timer with LDT\_SEL = 1 (read real time value of 24-bit timer)
- 4. Send LDT  $EN = 1$
- 5. Send SPI command to go to LPON mode (GO2LPON = 1) or LPOFF mode (GO2LPOFF = 1)

<span id="page-48-0"></span>

*Note: LDT\_CNT will be reset when re-enabled again: LDT\_EN = 0 ➙ 1.*

## <span id="page-49-2"></span>**9 HVBUCK OTP configuration guidelines**

The HVBUCK is a block with a complex configuration. This section gives guidelines to design the different parameters based on the application use case.

## <span id="page-49-3"></span>**9.1 BUCK\_RCOMP\_OTP, BUCK\_CCOMP\_OTP, and BUCK\_SC\_OTP**

The HVBUCK compensation network (BUCK\_RCOMP\_OTP and BUCK\_CCOMP\_OTP) and slope compensation (BUCK\_SC\_OTP) recommendations are optimized for the application main use cases. The recommendations cover all ranges of output capacitor and inductor defined in the [FS2400 data sheet.](https://www.nxp.com/docs/en/data-sheet/FS2400.pdf)

<b>BUCK CLK</b>	$2.2$ MHz			450 kHz		
VV1 BUCK	$2 V - 2.5 V$ 3.3V 5 V			$2V - 2.5V$	3.3V	5 V
<b>BUCK RCOMP</b>	975 k $\Omega$			$650 \text{ k}\Omega$	975 k $\Omega$	
<b>BUCK CCOMP</b>	33.5 pF			44.5 pF	23 pF	23 pF
BUCK SC	0x0A : 4345 mV/µs   0x17 : 3275 mV/µs   0x1C : 2865 mV/µs   0x07 : 918 mV/µs   0x25 : 426 mV/µs   0x29 : 360 mV/µs					

<span id="page-49-1"></span>**Table 23. Recommended configuration for the HVBUCK compensation parameters**

## <span id="page-49-4"></span>**9.2 BUCK\_LP\_DVS\_OTP**

The BUCK\_LP\_DVS\_OTP parameter defines the DVS voltage ramp when using the DVS functionality in Normal mode or transitioning from VV1\_BUCK voltage to VV1\_LP\_BUCK voltage during transition between Normal mode and LPON. The design of this parameter is constrained by the output capacitor of the regulator. As the regulator voltage is controlled during this phase, it is important that the current drained from or by that capacitor and going to the HVBUCK block does not exceed 300 mA.

The maximum DVS value is given by:  $DVS_{max} = \frac{300 \text{ mA}}{C_{out \text{ max}}}$ , with  $DVS_{max}$  in mV/µs and  $C_{out\_max}$  in µF.

[Figure 46](#page-49-0) shows the recommended configuration for HVBUCK DVS value depending on the switching frequency.

<span id="page-49-0"></span>

**Figure 46. BUCK\_LP\_DVS\_OTP configuration recommendations**

## <span id="page-49-5"></span>**9.3 BUCK\_PFM\_TON\_OTP and BUCK\_PFM\_TOFF\_OTP**

In LPON mode, HVBUCK runs in pulse frequency modulation (PFM) mode. By definition, the pulse width is constant in PFM mode. For the HVBUCK, the off time is constant with a variable on time.

[Table 24](#page-50-0) shows the recommended configuration for PFM  $T_{ON}$  and  $T_{OFF}$  values depending on the switching frequency of 450 kHz and the selected output voltage in LPON.

t <sub>sw</sub>		450 kHz	$2.2$ MHz			
$\mathsf{V}_{\mathsf{out},\mathsf{LPON}}$	5.0V 3.3V		3.3V	5.0V		
Том	10 : 1221 ns	11 : 1772.5 ns	<b>11</b> : 305 ns	<b>11</b> : 386 ns		
$\mathsf{T}_{\mathsf{OFF}}$	10 : 1725 ns	$01:605$ ns	01 : 250 ns	$01:250$ ns		

<span id="page-50-0"></span>**Table 24. Recommended configuration for T<sub>ON</sub>** and T<sub>OFF</sub> in PFM mode

## <span id="page-50-2"></span>**9.4 BUCK\_SS \_OTP**

The HVBUCK soft start (SS) represents the length of the time in microseconds allocated for the HVBUCK start during the power-up sequence. The available values for HVBUCK SS are 269 µs, 538 µs, 1077 µs, and 2150 µs.

The minimum SS duration to be used is given by:  $SS_{min} = \frac{V_{out} * C_{out\_max}}{i_{SS,max}}$ , with SS in µs,  $i_{SS,max} = 0.3$  A, and  $C_{\text{out} \, \text{max}}$  in  $\mu$ F.

[Figure 47](#page-50-1) shows the recommended configuration for HVBUCK SS value for a maximum SS current of 300 mA, and 3.3 V or 5.0 V as output voltage.

<span id="page-50-1"></span>

As an example, the current limit would be reached if the fastest SS (BUCK\_SS\_OTP set to 00) was selected when the HVBUCK is used at 450 kHz operating frequency with a 40 µF output capacitor, therefore it should not be used.

## <span id="page-50-3"></span>**9.5 BUCK SRHSOFF OTP and BUCK SRHSON OTP**

The HVBUCK high-side turn-on slew rate and turn-off slew rate is configured as a suitable compromise between efficiency and electromagnetic compatibility (EMC) considerations on emissions. These values are set in OTP registers, and can be reconfigured by SPI in the course of the product's life using the BUCK\_SRHSOFF and BUCK\_SRHSON bits in M\_REG\_CTRL register.

The EMC validation was performed using BUCK\_SRHSOFF and BUCK\_SRHSON equal to 10 ns. Efficiency results shown in the [FS2400 data sheet](https://www.nxp.com/docs/en/data-sheet/FS2400.pdf) were also performed using these settings. Therefore, NXP recommends using these values as best compromise between EMC and efficiency performance.

When  $V_{SUP}$  >  $V_{SUP-OV}$ , high-side slew rates automatically switch to the fastest values in order to ensure a proper  $T_{ON}$  of the high-side MOSFET.

When using the switching frequency of 2.2 MHz:

- the slowest slew-rate values should not be used as  $T_{ON}$  is very small,
- **•** the fastest slew-rate values are not recommended for EMC considerations.

## <span id="page-51-0"></span>**9.6 BUCK\_AVG\_OC\_PWM and BUCK\_PK\_OC\_PWM\_OTP**

The HVBUCK average current sensing uses successive sensing during the  $T_{ON}$  and  $T_{OFF}$  phases of the switching to compute a mean and compares it with the average limit. The HVBUCK peak limit detection compares the inductor current during the  $T_{ON}$  phase and compares it with the peak limit.

The HVBUCK average and peak overcurrent threshold selection is done considering the use-case requirements for the average current load, and the current ripple to determine the peak current limit. The current ripple

depends on the inductor value and derating. To select the peak current limit, add  $\frac{\Delta I_L}{2}$  to the average current load.

The inductor ripple is computed as:  $\Delta I_L = DC \times \frac{V_{in\_max} - V_{out} - I_{AVG\_OC,typ} \times (R_{DS,on\_min} + R_{DCR,L})}{f_{sw} \times L}$ . The worst case should be considered. This calculation will, in most of the cases, result in picking a peak current limit two codes above the average current limit. For example, if BUCK\_AVG\_OC\_PWM\_OTP is set to 0b100 (600 mA typ.), then BUCK\_PK\_OC\_PWM\_OTP is set to 0b110 (800 mA typ.).

[Figure 48](#page-52-0) illustrates how the peak and the average current limit behaves in the case of a short circuit on the regulator output. [Figure 48](#page-52-0) shows that picking a peak current limit two codes above the average current limit is a good compromise to detect the short circuit fast enough and to allow the loop to regulate without hitting the limit in normal conditions.

<span id="page-52-0"></span>

#### **Figure 48. Peak and average current limit**

In a short circuit condition, the observed current limit is above the typical limit value. The delay between the comparator triggering at the typical threshold and the high-side MOSFET closing lets the current flow through the high-side.

When using the 2.2 MHz switching frequency, the observed peak current limit is close to  $I_{OC-PK-PWMMAX}$ . As the inductor value is lower for 450 kHz, the current rising slope is bigger and the current increase between the detection of the overcurrent and the opening of the high-side MOSFET will be higher.

## <span id="page-52-1"></span>**9.7 VBOS2V1\_SW\_LP\_EN\_OTP**

This bit allows the user to close a switch between V1 and VBOS in LPON mode. When supplying VBOS with V1, VBOS benefits from the efficiency of the V1 regulator in PFM mode, and therefore improves the overall current consumption performance of the system.

This bit should be set to 1 only when V1 is set to 3.3 V (or above) in LPON.

NXP recommends setting V1 voltage in LPON to 3.3 V (or above) to reduce the overall system-current consumption.

## <span id="page-53-3"></span>**10 Validation results**

This section presents the performance of the FS24 for EMC, ESD, immunity to ISO pulses, and immunity to non-ISO pulses.

### <span id="page-53-4"></span>**10.1 EMC/ESD performances**

Compliance with ISO 10605.2008, IEC 62228-3 (2019), IEC61000-4-2, and SAEJ2962-2 (2019) was validated and certified on the FS24 family using the BOM described in [Section 4](#page-12-0) with a CAN running up to 5 Mbps. The FS24 family was validated in three different use cases described in [Table 25.](#page-53-0)

<span id="page-53-0"></span>**Table 25. Use-case validations**

Use case	V1 voltage	V1 switching frequency	V1 load	V <sub>3</sub> voltage	V <sub>3</sub> load	<b>CAN supply</b>
2.2M 3.3V V3	3.3V	2.2 MHz	0.33A	5.0V	$0.123 A^{11}$	V3
2.2M 5.0V V1	5.0V	2.2 MHz	$0.31 A^{[1]}$	3.3V	0.122A	V1
450k 3.3V V3	3.3V	450 kHz	0.33A	5.0V	$0.123 A^{11}$	V3

<span id="page-53-1"></span>[1] Current on the regulator = CAN Current (~33.5 mA in Normal mode) + Current in the load.

### <span id="page-53-5"></span>**10.2 Immunity to ISO pulses performances**

The following specifications detail test methods and procedures to ensure compatibility to conduct electrical transients of equipment installed on commercial vehicles fitted with 12 V electrical systems.

ISO 7637-2:2011, Road vehicles – Electrical disturbances from conduction and coupling

Part 2: Electrical transient conduction along supply lines only

- **•** Pulse 1
- **•** Pulse 2a, 2b
- **•** Pulse 3a, 3b

ISO 16750-2:2012, Road vehicles – Environmental conditions and testing for electrical and electronic equipment

Part 2: Electrical loads

- **•** LV124 Pulse Cranking profile, formerly pulse 4a, 4b
- **•** Load Dump Test B (previously listed as ISO 7637-2 Pulse 5b)

ISO test pulses are applied to the FS24's global pins. The FS24 was tested with the reference 2.2 MHz BOM presented in this application note. The regulators were loaded at 50 % of their maximum current capability.

#### <span id="page-53-6"></span>**10.2.1 General description**

#### <span id="page-53-2"></span>**Table 26. Regulator pulses description**



#### **Table 26. Regulator pulses description***...continued*



- **• Pulse 1:** Ua = 13.5 V, Us = –150 V, Ri = 10 Ω, Td = 2 ms, Tr = 1 μs, T 1 = 0.5 s, T2 = 200 ms, T3 < 100 μs, 500 pulses
- **• Pulse 2a:** Ua = 13.5 V, Us = 112 V, Ri = 2 Ω, Td = 50 μs, Tr = 1 μs, T1 = 0.2 s, 500 pulses
- **• Pulse 3a:** Ua = 13.5 V, Us = –220 V, Ri = 50 Ω, Td = 150 ns, Tr = 5 ns, T1 = 100 μs, T4 = 10 ms, T5 = 90 ms, 1 hour
- **• Pulse 3b:** Ua = 13.5 V, Us = 150 V, Ri = 50 Ω, Td = 150 ns, Tr = 5 ns, T1 = 100 μs, T4 = 10 ms, T5 = 90 ms, 1 hour
- **• Pulse 4a:** Ub = 11 V, Ut = Us = 4.5 V, Ua = 6.5V, Ur = 2 V, Tf = 1 ms, T4 = T5 = 0, T6 = 19 ms, T7 = 50 ms, T8 = 10 s, Tr = 100 ms,  $F = 2$  Hz, 10 cycles at intervals of 2 s
- **• Pulse 4b:** Ub = 11 V, Ut = 3.2 V, Us = 5.0 V, Ua = 6.0 V, Ur = 2 V, Tf = 1 ms, T4 = 19 ms, T5 = 1 ms, T6 = 329 ms, T7 = 50 ms, T8 = 10 s, Tr = 100 ms, F = 2Hz, 10 cycles at intervals of 2 s
- **• Pulse 5b:** Ua = 12 V, Us = 35 V, Ri = 4 Ω, Td = 400 ms, Tr = 5 ms, 5 pulses at intervals of 1 min

#### <span id="page-54-2"></span>**10.2.2 Test setup**

The ISO test campaign is performed at room temperature. The FS24 is used with all regulators loaded except in Low-power mode.

In Low-power mode, the positive energy from pulses 2a and 3b are stored in the input capacitors and cannot be discharged because of low-power consumption. Therefore, external components are mandatory to discharge the input capacitors and protect the FS24. The external circuitry used on the VSUP line is described in [Section 3.](#page-3-0)

The FS24 regulators are loaded according to [Table 27:](#page-54-0)

<span id="page-54-0"></span>



#### <span id="page-54-3"></span>**10.2.3 Results**

<span id="page-54-1"></span>**Table 28. ISO pulse results**



**Table 28. ISO pulse results***...continued*

FS24 mode	<b>Pulse pins</b>	<b>ISO</b> spec pulse	<b>Description</b>	<b>Severity level</b>	<b>Class</b>
Normal		1	Negative transient, inductive parallel load	$-150V$	Class A
	WAKE2, HID1, HVIO1, LIMP0	2a	Positive spikes, current interruption	112 V	Class A
		3a	Negative transients influenced by L and C of wiring harness	$-220V$	Class A
		3 <sub>b</sub>	Positive transients, influenced by L and C of wiring harness	150 V	Class A
	CANH, CANL (CAN FD 2M without CMC)	1	Negative transient, inductive parallel load	$-80V$ $-100V$	Class A Class C
		2a	Positive spikes, current interruption	75 V	Class A
		3a	Negative transients influenced by L and C of wiring harness	$-100V$ $-150V$	Class A Class C
		3 <sub>b</sub>	Positive transients, influenced by L and C of wiring harness	100 V	Class A
Low power		2a	Positive spikes, current interruption	112 V	Class $A^{[1]}$
	VSUP (Pulse applied to VBAT)	3 <sub>b</sub>	Positive transients. influenced by L and C of wiring harness	150 V	Class $A^{[1]}$

<span id="page-55-0"></span>[1] External components required on VSUP line.

**Class A:** All functions stay within the specification limits during all the exposure.

**•** RSTb and/or LIMP0 activation can't occur

**Class C:** All functions return automatically to Normal mode and within the specification limits after exposure is removed

**•** RSTb and/or LIMP0 activation can occur

### <span id="page-55-1"></span>**10.3 Immunity to non-ISO pulses performances**

These non-standard transient pulses have been included to produce transient waveforms that are absent from ISO 7637-2, but are prevalent in the vehicle's electrical-power distribution system.

Each pulse simulates a noisy battery environment. While a signal is applied, the FS24 needs to ensure product functionalities. Pulses are coming from car industry experience (carmakers, NXP, and so.).

NXP has built an additional pulse database on top of the ISO 7637-2:2011, ISO 16750-2:2012 standards based on:

- **•** Standards, such as LV124 and in part ISO 7637
- **•** OEM, such as VW8000, FMC1278
- **•** OEM and Tier1 specific

The FS24 was tested with the reference 2.2 MHz BOM presented in this application note. The pulses have been run at an ambient temperature of -40 °C, 25 °C, and 125 °C. At 25 °C, the tests have been done at both no load and 50 % load conditions. For other temperatures, it has been done at 50 % load of the regulator's max current capability.

### <span id="page-56-1"></span>**10.3.1 Test results**

[Table 29](#page-56-0) shows all the pulses run during the non-ISO test campaign.

<span id="page-56-0"></span>





## <span id="page-58-1"></span>**11 Revision history**



#### <span id="page-58-0"></span>**Table 30. Revision history**

## <span id="page-59-0"></span>**Legal information**

### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

## **Disclaimers**

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP **Semiconductors** 

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V.

# **NXP Semiconductors AN14183**

## **FS2400 product guidelines**

## **Tables**





## **Figures**





## **Contents**





Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### **© 2024 NXP B.V. All rights reserved.**

For more information, please visit: https://www.nxp.com [Document feedback](https://www.nxp.com/pages/technical-documentation-feedback:WF-TECHNICAL-DOCUMENTATION-FEEDBACK?tid=pdfwf_AN14183)

**Date of release: 8 November 2024 Document identifier: AN14183**