

i.MX 6ULZ Product Usage Lifetime Estimates

1. Introduction

This document describes the estimated product lifetimes for the i.MX 6ULZ applications processors, based on the criteria used in the qualification process.

The product lifetimes described in this document are estimates and do not represent the guaranteed lifetime of a particular product. The i.MX 6 series consists of an extensive number of processors that deliver a wide range of processing and multimedia capabilities across various qualification levels.

This document provides guidance on interpreting the i.MX 6ULZ qualification levels in terms of the target operating frequency of the device, the maximum supported junction temperature of the processor (T_j), and how this relates to the lifetime of a device.

Contents

1. Introduction.....	1
2. Device qualification level and available PoH definitions...	3
2.1. Commercial qualification.....	3
3. Combining use cases.....	4
3.1. Switching between two power states with different temperatures.....	4
4. Revision history.....	5



The qualification level supported (commercial) defines the number of Power-on Hours (PoH) available to the processor under a given set of conditions, such as:

- The target frequency of the application (consumer).
 - The target frequency is determined by the input voltage of the processor's core complex (VDD_SOC_IN).
 - The use of the LDO-enabled or LDO-bypassed modes.
 - When using the LDO-bypassed mode, do not set the target voltage to the minimum specified in the datasheet. All power-management ICs have allowable tolerances. Set the target voltage higher than the minimum specified voltage to account for the tolerance of the PMIC.
 - The LDO-enabled mode uses the regulators on the i.MX 6ULZ. These regulators are well-characterized and you may set them to output an exact minimum specified voltage. To achieve a higher PoH, use the LDO-enabled mode.
 - 900 MHz can only be achieved in the LDO-enabled mode.
- The percentage of the active use compared to the standby.
 - The active use means that the processor is running in the active performance mode.
 - The performance modes are 528 MHz and 900 MHz.
 - In the stand-by/DSM mode, the datasheet defines the lower operating conditions for the VDD_SOC_IN, reducing the power consumption and the junction temperature. In this mode, the voltage and temperature are set low enough so that the effect on the lifetime calculations is negligible and treated as if the device was powered off.
- The junction temperature of the processor (T_j).
 - The maximum junction temperature of the device is 95 °C This maximum temperature is guaranteed by the final test.
 - Ensure that your device is appropriately thermally managed and the maximum junction temperature is not exceeded.

NOTE

All data provided within this document are estimates of the PoH, based on extensive qualification experience and testing with the i.MX 6 series. Do not view these statistically-derived estimates as a limit to the individual device's lifetime, nor construe them a warranty for the actual lifetime of a device. The sales and warranty terms and conditions still apply.

2. Device qualification level and available PoH definitions

2.1. Commercial qualification

This table provides the number of PoH for the typical use conditions of the extended commercial devices:

Table 1. Commercial qualification lifetime estimates

—	ARM® core frequency (MHz)	PoH (hours)	ARM core operating voltage (V)	Junction temperature [Tj] (°C)
Case C1: LDO enabled	528	21,900	1.15	95
Case C2: LDO bypassed	528	16,300	1.18	95
Case C3: LDO enabled	900	21,900	1.25	95

The following figures provide guidelines for estimating the PoH as a function of the CPU frequency and the junction temperature. Read the PoH directly from the charts below to determine the trade-offs to be made to the CPU frequency and the junction temperature to increase the estimated PoH of the device.




Figure 1. i.MX 6ULZ commercial lifetime estimates in LDO-enabled mode




Figure 2. i.MX 6ULZ commercial lifetime estimates in LDO-bypassed mode

3. Combining use cases

In some applications, a constant operating use case cannot provide the target PoH. In this case, multiple operating conditions are used. This method provides some of the benefits of running at a lower performance, while keeping the system’s ability to use the highest performance state required by the application.

3.1. Switching between two power states with different temperatures

This scenario assumes that the system can achieve a drop in the temperature by throttling back the performance, while still maintaining a constant voltage. Achieve this temperature change by changing the frequency, or by simply scaling back the load on the ARM cores and processing units. This use case is particularly useful if you want to take advantage of the full commercial temperature range of the i.MX 6ULZ. In this scenario, the system spends 30 % of its PoH at 95 °C, 30 % of its PoH at 90 °C, and 40 % of its PoH at 85 °C (as shown in the following figure). Combine the three PoH values as:

$$21,900 \times 0.3 + 29,655 \times 0.3 + 40,529 \times 0.4 = 31,678 \text{ PoH} \tag{Eq. 1}$$




Figure 3. Multiple temperature use case

4. Revision history

This table summarizes the changes made to this document since the initial release:

Table 2. Revision history

Revision number	Date	Substantive changes
0	10/2018	Initial release.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number: AN12262
Rev. 0
10/2018

