

Table of Contents

Page	Description
1	This Page
2	Bus Configuration Diagram
3	DDR CONTROLLER
4	DDR SODIMM
5	Local Bus
6	PCI Device-on-Edge Connector
7	BCSR,COP,Clocking
8	TSEC1,2
9	Riser Connectors L & R
10	Riser Connectors L
11	QUICC Engine
12	USB,SPI,RS232,RTC
13	Power Decoupling
14	Power, Indication
15	DDR POWER

Revision History

PROTO REV1	30.05.06
PROTO REV2 Flash address correction	14.09.06

MWI: 081-8360EPSYS-5
PCB: 084-00XXX-1

LEGEND :

On-page signal connection
 Off-page signal connections
 Signal has pull-up
 Signal has pull-down
 FPGA pins termination

Freescal Semiconductor Israel Ltd.
Metrowerks Israel



Title

MPC8360EA_MDS_PB

Size
A


Document Number

List of Pages



Rev
PROTO2

Date: Thursday, September 14, 2006


Sheet 1 of 15



*Note: Optional for debug purpose



DDR Block Diagram



D

D

C

C


B


B


A


A


U70E

















LEFT-LEFT Riser Connector





PCI2 Bus, Local Bus





RIGHT Riser Connector









WAS REPLACED with AT24C01A=051-I2CEEPROM6

BRD EEPROM

U57

M24256-BVDW6T

I2C2 Address 50h

Freescale Semiconductor Israel Ltd.		
Metrowerks Israel		
Title: MPC8360EA_MDS_PB		
Size: C	Document Number: CLOCK,USB,RS232,SPI,RTC,EEPROM	Rev: PROTO2
Date: Thursday, September 14, 2006	Sheet: 12	of: 15

