# UM11802 RDGD3162I3PH5EVB three-phase inverter reference design Rev. 2 — 18 October 2023

**User manual** 

#### **Document information**

Information	Content
Keywords	GD3162, gate, driver, power, inverter, automotive
Abstract	The RDGD3162I3PH5EVB three-phase inverter is a functional hardware power inverter reference design, which can be used as a foundation to develop a complete ASIL D compliant high voltage, high-power traction motor inverter for electric vehicles.



#### Revision history


Rev	Date	Description
2	20231018	Table 6: changed emitter/drain to emitter/source and collector/source to collector/drain
1	20220610	initial version

# 1 Important notice

#### IMPORTANT NOTICE

For engineering development or evaluation purposes only NXP provides the product under the following conditions: This evaluation kit or reference design is for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation kit or reference design may be used with any development system or other source of I/O signals by connecting it to the host MCU or computer board via off-the-shelf cables. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality. The product provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end device incorporating the product. Due to the open construction of the product, it is the responsibility of the user to take all appropriate precautions for electric discharge. To minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

# 2 RDGD3162I3PH5EVB



# 3 Introduction

This document is the user guide for the RDGD3162I3PH5EVB reference design. This document is intended for the engineers involved in the evaluation, design, implementation, and validation of the GD3162 single-channel gate driver for insulated gate bipolar transistor (IGBT)/SiC.

The scope of this document is to provide the user with information to evaluate the GD3162 single channel gate driver for IGBT/SiC. This document covers connecting the hardware, installing the software and tools, configuring the environment and using the kit.

The RDGD3162I3PH5EVB is a fully functional three-phase inverter evaluation board populated with six GD3162 gate drivers with fault management and supporting circuitry. This board supports serial peripheral interface (SPI) daisy chain communication for programming and communication with three high-side gate drivers and three low-side gate drivers independently, or all six gate drivers at the same time.

This board has low-voltage isolation and high-voltage isolation with gate drive integrated galvanic signal isolation. Other supporting features on the board include desaturation short-circuit detection, IGBT/SiC temperature sensing, onboard isolated flyback supplies, DC link bus voltage monitoring, phase current sensing, DC link bus current sense, and motor resolver excitation/processing. See GD3162 data sheet for additional gate drive features.

# 4 Finding kit resources and information on the NXP website

NXP Semiconductors provides online resources for this reference design and its supported devices on <u>http://www.nxp.com</u>.

The information page for RDGD3162I3PH5EVB reference design is at <a href="http://www.nxp.com/">http://www.nxp.com/</a>

<u>RDGD3162I3PH5EVB</u>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick reference information applicable to using the RDGD3162I3PH5EVB reference design, including the downloadable assets referenced in this document.

## 4.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

# 5 Getting ready

Working with the RDGD3162I3PH5EVB requires kit contents and a Windows PC workstation with FlexGUI software installed.

## 5.1 Kit contents

- Assembled and tested RDGD3162I3PH5EVB (three-phase inverter populated with 5.0 V compatible gate driver devices) board in an anti-static bag
- KITGD316xTREVB 3.3 V to 5.0 V translator with FRDM-KL25Z MCU board with micro USB cable
- Quick start guide

## 5.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial when working with this reference board.

- Microcontroller for SPI communication
- Compatible P6 IGBT or SiC metal-oxide-semiconductor field-effect transistor (MOSFET) module
- DC link capacitor compatible with HybridPACK drive or P6 IGBT or SiC MOSFET module
- HV power supply with protection shield and hearing protection
- Current sensors for monitoring each phase current
- 12 V, 1.0 A DC power supply
- 4-channel oscilloscope with appropriate isolated probes

## 5.3 Windows PC workstation

This reference design requires a Windows PC workstation. Meeting these minimum specifications produces great results when working with this evaluation board.

• USB-enabled computer with Windows 8 or Windows 10

## 5.4 Software

Installing software is necessary to work with this reference design. All listed software is available on the information page at <u>http://www.nxp.com/RDGD3162I3PH5EVB</u>.

- FlexGUI software for using with KITGD316xTREVB MCU/translator board
- S32S Design Studio IDE for power architecture
- Automotive Math and Motor Control Library (AMMCLib)
- FreeMASTER 2.0 runtime debugging tool
- Motor control application tuning (MCAT)
- Example code, GD3162 device driver notes, and GD31xx device driver reference

# 6 Getting to know the hardware

## 6.1 RDGD3162I3PH5EVB features


- Capability to perform double pulse and short-circuit tests on phase U using KITGD316xTREVB and FlexGUI; see phase U schematics and FlexGUI pulse tab (Figure 24 and Figure 25)
- Evaluation board designed for and populated with GD3162 gate drivers and protection circuitry
- Capability to connect to HybridPACK drive type SiC specific modules for full three-phase evaluation and development (see <u>Figure 9</u> for specific module pin placement)
- Daisy chain SPI communication × 3 2 channel (three high-side gate drivers and three low-side gate drivers) or × 6 - 1 channel (all six gate drivers)
- Variable flyback VCC power supply with GND reference and variable negative VEE supply
- · Easy access power, ground, and signal test points
- 2 × 32 Peripheral Component Interconnect Express (PCIe) socket for interfacing MCU control (MPC5775B/E-EVB, MPC5777C-DEVB, or MPC57744P); see <u>Figure 26</u> and <u>Figure 27</u>
- · Optional connection for DC bus voltage and current monitoring
- Phase current feedback connections
- Resolver signal connector

## 6.2 Kit featured components

#### 6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout

Low-voltage domain is an externally supplied 12 V DC (VPWR) primary supply for non-isolated circuits, typically supplied by vehicle battery. A 5 V regulator supplies VDD to GD3162 gate drive devices. The low-voltage domain includes the interface between the MCU and GD3162 control registers and logic control.

Low-side driver and high-side driver domains are isolated high-voltage driver control domains for SiC MOSFET or IGBT single phase connections and control circuits. Pins on bottom of board are designed to easily connect to a compatible three-phase SiC MOSFET or IGBT module.



#### 6.2.2 GD3162 pinout and MCU interface pinout

See GD3162 advanced IGBT/SiC gate driver data sheet for specific information about pinout, pin descriptions, specifications, and operating modes. VSUP/VPWR DC supply terminal is a low-voltage input connection for supplying power to the low-voltage non-isolated die and related circuitry. Typically supplied by vehicle battery +12 V DC.

MCU connector is a 2 × 32-pin PCIe interface connector for use with either MPC5775B/E-EVB or MPC5744P or MPC5777C 32-bit MCU board or any other MCU of preference. An MCU is needed for SPI communication and control of advanced IGBT/SiC gate drive devices (GD3162).

KITGD316xTREVB included with the kit can be attached to this board at bottom of dual row header pin interface. All gate drivers can be accessed via SPI control using FlexGUI software.

**Note:** Double pulse and short-circuit tests can be conducted on phase U only. See FlexGUI pulse tab <u>Figure 24</u> and <u>Figure 25</u>.

RDGD3162I3PH5EVB three-phase inverter reference design




Figure 3. Gate driver pinout and board interface connection PCIe 2 × 32

Table 1.	PCle	connector	pin	definitions
----------	------	-----------	-----	-------------

Pin	Name	Function
A1	VDDA	voltage reference resolver circuit
A2	GNDA1	analog ground
A3	PH_U_I	current feedback phase U
A4	PH_V_I	current feedback phase V
A5	PH_W_I	current feedback phase W
A6	n.c.	not connected
A7	n.c.	not connected
A8	SIN_OUT_RSLV	sine resolver signal
A9	COS_OUT_RSLV	cosine resolver signal
A10	n.c.	not connected
A11	GNDA4	analog ground
A12	VCC_PER	5.0 V MCU not connected

7/37

© 2023 NXP B.V. All rights reserved.

Name	Function
	ground
	pulse width modulation (PWM) high-side phase U pulse width modulation low-side phase U
	pulse width modulation high-side phase V
	pulse width modulation low-side phase V
	pulse width modulation high-side phase W
	pulse width modulation low-side phase W
	GD3162 gate strength enable low-side phase U
	GD3162 gate strength enable high-side phase U
	GD3162 gate strength enable low-side phase V
GSENHV	GD3162 gate strength enable high-side phase V
GSENLW	GD3162 gate strength enable low-side phase W
GSENHW	GD3162 gate strength enable high-side phase W
INTB_HS	GD3162 fault reporting for high-side gate drive devices
INTB_LS	GD3162 fault reporting for low-side gate drive devices
INTA_HU	GD3162 fault reporting and real-time monitoring high-side phase U
INTA_LU	GD3162 fault reporting and real-time monitoring low-side phase U
CSBH	chip select bar to high gate drive devices
INTA_HV	GD3162 fault reporting and real-time monitoring high-side phase V
INTA_LV	GD3162 fault reporting and real-time monitoring low-side phase V
VREF	voltage reference from MCU
GNDA2	analog ground
IDC_BUS	optional DC bus current measurement from DC bus current filter
VBUS_DIV	optional DC bus voltage divider monitoring (not used by default)
n.c.	not connected
n.c.	not connected
n.c.	not connected
SIN_N_OUT_RSLV	sine resolver signal
COS_N_OUT_RSLV	cosine resolver signal
n.c.	not connected
GNDA3	analog ground
MCU_VCC	MCU VCC regulator voltage
GND1	ground
AOUTHU	GD3162 analog output signal high-side U phase
AOUTLU	GD3162 analog output signal low-side U phase
AOUTLV	GD3162 analog output signal low-side V phase
	Name           GND2           PWMHU           PWMLV           PWMLV           PWMLV           PWMLV           PWMLV           GSENLU           GSENLU           GSENLU           GSENLV           GSENLV           GSENLV           GSENLW           GSENHV           INTB_LS           INTA_HU           INTA_LU           CSBH           INTA_LV           VREF           GNDA2           IDC_BUS           VBUS_DIV           n.c.           n.c.           SIN_N_OUT_RSLV           COS_N_OUT_RSLV           GNDA3           MCU_VCC           GND1           AOUTHU

# RDGD3162I3PH5EVB three-phase inverter reference design

Pin	Name	Function
B17	AOUTHV	GD3162 analog output signal high-side V phase
B18	AOUTLW	GD3162 analog output signal low-side W phase
B19	RES_REF	resolver reference voltage
B20	SW_RUN	signal from onboard switch demo mode
B21	MISO_MICRO	SPI slave out signal
B22	MOSI_MICRO	SPI slave in signal
B23	SCLK	SPI clock
B24	CSBL	chip select bar to low-side gate drivers
B25	AOUTHW	GD3162 analog output signal high-side W phase
B26	INTA_HW	GD3162 fault reporting and real-time monitoring high-side phase W
B27	INTA_LW	GD3162 fault reporting and real-time monitoring low-side phase W
B28	FSENB	fail-safe state enable bar
B29	FSSTATEL	fail-safe state low-side
B30	FSSTATEH	fail-safe state high-side
B31	VPWR	VPWR/VSUP 12 V voltage supply (low-voltage domain)
B32	GNDP	ground connection (low-voltage domain)


Table 1. PCle connector pin definitions...continued

## **NXP Semiconductors**

# UM11802

#### RDGD3162I3PH5EVB three-phase inverter reference design

#### 6.2.3 Test points



All test points are clearly marked on the board. Figure 4 shows the location of various test points.

#### Table 2. Test points

Test point name	Function
DSTHU	DESAT high-side U phase $V_{CE}$ desaturation connected to DESAT pin circuitry
DSTHV	DESAT high-side V phase $V_{CE}$ desaturation connected to DESAT pin circuitry
DSTHW	DESAT high-side W phase $V_{CE}$ desaturation connected to DESAT pin circuitry
DSTLU	DESAT low-side U phase V <sub>CE</sub> desaturation connected to DESAT pin circuitry
DSTLV	DESAT low-side V phase V <sub>CE</sub> desaturation connected to DESAT pin circuitry
DSTLW	DESAT low-side W phase $V_{CE}$ desaturation connected to DESAT pin circuitry
FSISHU	FSISO connection high-side U phase
FSISHV	FSISO connection high-side V phase
FSISLU	FSISO connection low-side U phase
FSISLV	FSISO connection low-side V phase
FSISLW	FSISO connection low-side W phase
GHU	gate high-side U phase which is the charging pin of IGBT gate
GHV	gate high-side V phase which is the charging pin of IGBT gate
GHW	gate high-side W phase which is the charging pin of IGBT gate


© 2023 NXP B.V. All rights reserved.

Test point name	Function
GLU	gate low-side U phase which is the charging pin of IGBT gate
GLV	gate low-side V phase which is the charging pin of IGBT gate
GLW	gate low-side W phase which is the charging pin of IGBT gate
INTA – UVW HS and LS	INTA interrupt/real-time reporting output signal test points from each gate driver
Resolver circuit	test points for internal signals of resolver circuit (see schematic for more information)
MCU signals	signal headers for analyzing all MCU signals (see schematic for signals)
TSNSHU	TSENSE high-side U phase connected to negative temperature coefficient (NTC) temperature sense
TSNSLU	TSENSE low-side U phase
VREFLU	5.0 V reference voltage test point low-side U phase
VREFHU	5.0 V reference voltage test point high-side U phase
VREFLV	5.0 V reference voltage test point low-side V phase
VREFHV	5.0 V reference voltage test point high-side V phase
VREFLW	5.0 V reference voltage test point low-side W phase
VREFHW	5.0 V reference voltage test point high-side W phase
VSUP	VSUP/VPWR test point low-voltage domain

#### Table 2. Test points...continued

#### 6.2.4 Indicators

The RDGD3162I3PH5EVB contains LEDs as visual indicators on the board.



#### Table 3. RDGD3162I3PH5EVB indicator descriptions

Name	Description	
INTBL LED	indicates that a GD3162 INTB fault interrupt has occurred on the low side	
INTBH LED	indicates that a GD3162 INTB fault interrupt has occurred on the high side	

#### RDGD3162I3PH5EVB three-phase inverter reference design

# 6.2.5 Connectors and jumpers





Table 4.	RDGD3162I3PH5EVB	connector an	d iumn	er descriptions
		connector an		

Name	Description
J9	solder jumper 1-2 default - DC supply for VSUP to gate drivers supplied through J99 terminal connection jumper open VSUP supply to gate drivers isolated
J101	jumper 1-2 default master output slave input (MOSI) - normal mode three device daisy chain three device high side, three device low side (× 3 - 2 channel) jumper 2-3 MOSI - six device daisy chain all six gate drivers daisy chained together (× 6 - 1 channel)
J102	jumper 1-2 default master input slave output (MISO) - normal mode three device daisy chain three device high side, three device low side (× 3 - 2 channel) jumper 2-3 MISO - six device daisy chain all six gate drivers daisy chained together (× 6 - 1 channel)
J103	DC bus current measurement connection header
Phase current feedback connector	current feedback connections from U, V, and W phases
Resolver signals connector	resolver excitation signals (see schematic for more information)
MCU signals	two-row header of all MCU signals for debug and development (see schematic for details)
PCIe/MCU connector	2 × 32 PCIe connector for easy connection to MPC5777CDEVB or MPC5744P via PCIe cable (S32SDEV-CON18)
J99 VPWR terminal connector	used for external low-voltage power supply connection, typically 12 V $V_{\text{BAT}}$

User manual

#### RDGD3162I3PH5EVB three-phase inverter reference design



#### 6.2.6 Power supply test points

Table 5. Po	ower supply	test point	descriptions
-------------	-------------	------------	--------------

Name	Function
VCCHU	high-side phase U VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)
GNDHU	isolated ground high-side phase U
VEEHU	negative gate supply voltage high-side phase U
VCCHV	high-side phase V VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)
GNDHV	isolated ground high-side phase V
VEEHV	negative gate supply voltage high-side phase V
VCCHW	high-side phase W VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)
GNDHW	isolated ground high-side phase W
VEEHW	negative gate supply voltage high-side phase W
VCCLU	low-side phase U VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)
GNDLU	isolated ground low-side phase U
VEELU	negative gate supply voltage low-side phase U
VCCLV	low-side phase V VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)

© 2023 NXP B.V. All rights reserved.


#### RDGD3162I3PH5EVB three-phase inverter reference design

Name	Function
GNDLV	isolated ground low-side phase V
VEELV	negative gate supply voltage low-side phase V
VCCLW	low-side phase W VCC voltage test point isolated positive voltage supply (9.3 V to 25 V)
GNDLW	isolated ground low-side phase W
VEELW	negative gate supply voltage low-side phase W
VPWR	+12 V DC VPWR low voltage positive supply connection
VPWR GND	VPWR low voltage supply ground connection (GND1)

#### Table 5. Power supply test point descriptions...continued


#### 6.2.7 Gate drive resistors

- RGH\_1 gate high resistor in series with the GH\_1 pin at the output of the GD3162 high-side driver and IGBT/SiC gate that controls the strong turn on current for IGBT/SiC gate.
- RGH\_2 gate high resistor in series with the GH\_2 pin at the output of the GD3162 high-side driver and IGBT/SiC gate that controls the weak turn on current for IGBT/SiC gate.
- RGL\_1 gate low resistor in series with the GL\_1 pin at the output of the GD3162 low-side driver and IGBT/SiC gate that controls the strong turn off current for IGBT/SiC gate.
- RGL\_2 gate low resistor in series with the GL\_2 pin at the output of the GD3162 low-side driver and IGBT/SiC gate that controls the weak turn off current for IGBT/SiC gate.
- RAMC series resistor between IGBT/SiC gate and active Miller clamp (AMC) input pin of the GD3162 high-side/low-side driver for gate sensing and active Miller clamping.




#### RDGD3162I3PH5EVB three-phase inverter reference design

#### 6.2.8 SiC module pin connections



#### RDGD3162I3PH5EVB three-phase inverter reference design



#### Table 6. SiC module pin connections

Connection name	Pin description
G_HU	gate high-side U phase
E_HW	emitter/source connection high-side U phase
COL_HU	collector/drain connection high-side U phase
NTCU1	NTC temperature sensor connection U phase (high-side TSENSEA)
NTCU2	NTC temperature sensor connection U phase (high-side isolated ground)
G_LU	gate low-side U phase
COL_LU	collector/drain connection low-side U phase
E_LU	emitter/source connection low-side U phase
NTCV1	NTC temperature sensor connection V phase (high-side TSENSEA)
NTCV2	NTC temperature sensor connection V phase (high-side isolated ground)
G_HV	gate high-side V phase
COL_HV	collector/drain connection high-side V phase
E_HV	emitter/source connection high-side V phase
G_LV	gate low-side V phase
E_LV	emitter/source connection low-side V phase
COL_LV	collector/drain connection low-side V phase
NTCW1	NTC temperature sensor connection W phase (high-side TSENSEA)
NTCW2	NTC temperature sensor connection W phase (high-side isolated ground)

UM11802 User manual


#### RDGD3162I3PH5EVB three-phase inverter reference design

ctionscontinued
Pin description
gate high-side W phase
emitter/source connection high-side W phase
collector/drain connection high-side W phase
gate low-side W phase
emitter/source connection low-side W phase
collector/drain connection low-side W phase

 Table 6. SiC module pin connections...continued


## 6.3 Kinetis KL25Z Freedom board

The Freedom KL25Z is an ultra low-cost development platform for Kinetis L series MCU built on Arm Cortex-M0+ processor.



## 6.4 3.3 V to 5.0 V translator board

KITGD316xTREVB translator enables level shifting of signals from MCU 3.3 V to 5.0 V SPI communication.



Jumper	Position	Function
VCCSEL (J3)	1-2	selects 5.0 V for 5.0 V compatible gate drive
	2-3	selects 3.3 V for 3.3 V compatible gate drive
PWMH_SEL (J4)	1-2	selects PWM high-side control from KL25Z MCU
	2-3	selects PWM high-side control from fiber optic receiver inputs
PWML_SEL (J5)	1-2	selects PWM low-side control from KL25Z MCU
	2-3	selects PWM low-side control from fiber optic receiver inputs

# 7 Installing and configuring software and tools

Software for RDGD3162I3PH5EVB is distributed with the FlexGUI tool (available on NXP.com). Necessary firmware comes pre-installed on the FRDM-KL25Z with the kit.


Even if you intend to test with other software or PWM, it is recommended to install this software as a backup or to help debugging.

## 7.1 Installing FlexGUI on your computer

The latest version of FlexGUI supports the GD3100, GD3160, and GD3162. It is designed to run on any Windows 10 or Windows 8 based operating system. To install the software, do the following:

- 1. Go to <u>www.nxp.com/FlexGUI</u> and click **Download**.
- 2. When the FlexGUI software page appears, click **Download** and select the version associated with your PC operating system.
- 3. FlexGUI wizard creates a shortcut, an NXP FlexGUI icon appears on the desktop. Installing the device drivers overwrites any previous FlexGUI installation and replaces it with a current version containing the GD31xx drivers. However, configuration files (.spi) from the previous version remain intact.

# 7.2 Configuring the FRDM-KL25Z microcode



By default, the FRDM-KL25Z delivered with this kit is preprogrammed with the current and most up-to-date firmware available for the kit.

A way to check quickly that the microcode is programmed and the board is functioning properly, is to plug the KL25Z into the computer, open FlexGUI, and verify that the software version at the bottom is 6.4 or later (see Figure 13).

If a loss of functionality following a board reset, reprogramming, or a corrupted data issue, the microcode is rewritten per the following steps:

- 1. To clear the memory and place the board in bootloader mode, hold down the reset button while plugging a USB cable into the **OpenSDA** USB port.
- 2. Verify that the board appears as a BOOTLOADER device and continue with step 3. If the board appears as KL25Z, go to step 6.
- 3. Download the **Firmware Apps**.zip archive from the PEmicro OpenSDA webpage (<u>http://www.pemicro.com/opensda/</u>). Validate your email address to access the files.
- 4. Find the most recent MDS-DEBUG-FRDM-KL25Z\_Pemicro\_v118.SDA and copy/drag-and-drop into the **BOOTLOADER** device.
- 5. Reboot the board by unplugging and replugging the connection to the **OpenSDA** port. Verify now that the device appears as a KL25Z device to continue.
- 6. Locate the most recent KL25Z firmware; which is distributed as part of the FlexGUI package.
  - a. FlexGUI download file is named in the form "flexgui-fw-KL25Z\_usb\_hid\_gd31xxC\_vx.x.x.bin".
  - b. This .bin file is a product/family-specific configuration file for FRDM-KL25Z containing the pin definitions, SPI/PWM generation code, and pin mapping assignments necessary to interface with the translator board as part of RDGD3162I3PH5EVB.
- 7. With the KL25Z still plugged through the **OpenSDA** port, copy/drag-and-drop the .bin file into the KL25Z device memory. Once done, disconnect the USB and plug into the other USB port, labeled **KL25Z**.
  - a. The device does not appear as a distinct device to the computer while connected through the KL25Z USB port, which is normal.
- 8. The FRDM-KL25Z board is now fully set up to work with RDGD3162I3PH5EVB and the FlexGUI.
  - a. There is no software stored or present on either the driver or translator boards, only on the FRDM-KL25Z MCU board.

All uploaded firmware is stored in non-volatile memory until the reset button is hit on the FRDM-KL25Z. There is no need to repeat this process upon every power up, and there is no loss of data associated with a single unplug event.

## 7.3 Using the FlexGUI

The FlexGUI is available from <u>http://www.nxp.com/FlexGUI</u> as an evaluation tool demonstrating GD31xx-specific functionality, configuration, and fault reporting. FlexGUI also includes basic capacity for the RDGD3162I3PH5EVB to control an IGBT or SiC module, enabling double pulse or short-circuit testing.


SPI messages can be realized graphically or in hexadecimal format. CSB is selectable to address one or both GD31xx on the board via daisy chain. See Figure 14 to Figure 24 for FlexGUI for GD31xx internal register read and write access.

Starting FlexGUI for GD31xx

- FlexGUI install program (NXP\_GD31xx\_GUI-0.x.x.msi)
- Download FlexGUI and run the install program on your PC.
- When you start the application, <u>Figure 14</u> allows you to select the target application board, feature set (standard or daisy chain), target MCU, and USB interface. Leave all settings as shown.

Once the kit is selected press Ok and "START" FlexGUI on following GUI page. Micro USB cable must be attached from PC and KL25Z port on KL25Z board.

RDGD3162I3PH5EVB three-phase inverter reference design



# Figure 14. Kit selection

RDGD3162I3PH5EVB three-phase inverter reference design

#### FlexGUI settings

• Access settings by selecting Settings from the File menu

Paisy Chain 603162 (x3 - 2 channels)     File Help     Settings Vender ID: 0x15A2 Start	commun	Ication		
Settings Product ID: 0x15A2 Start Exit ges V III Product ID: 0x000	Script editor	P Daisy Chain Config		Pulse
1> DEVICE 1 [FSENB] W: 1	Single Device	Daisy Chain		Commands:
2> DEVICE 1 (FSSTATEL) W: 0 3> DEVICE 1 (FSSTATEH) W: 0	Group:	Group 0 -		
4> DEVICE 1 [EN_PS] W: 1	Device		w	
5> DEVICE 1 [PWML] W: 0	<ul> <li>Digital pins</li> </ul>			
6> DEVICE 1 (PWMH) W: 0	<ul> <li>Registers</li> </ul>			
7> DEVICE 4 [FSENB] W: 1				
8> DEVICE 4 [FSSTATEL] W: 0	<ul> <li>Generator</li> </ul>			
9> DEVICE 4 [FSSTATEH] W: 0	<ul> <li>Miscellaneous</li> </ul>	5		
10> DEVICE 4 [EN_PS] W: 1				
11> DEVICE 4 [PWML] W: 0				
12> DEVICE 4 [PWMH] W: 0				
				aaa-046436

• The Loader and Logs settings are shown in Figure 16 and Figure 17:

	NP FlexGUI Setting	5		_	
	Kit/Device Loader	Logs Register	Map Tabs		
	Startup				
	Show Loader:	V If e	enabled, loader will be shown on next applicat	tion startup.	
	Apply Discard	Defaults			
					aaa-038532
jure 16. Loader s	ettings				

## **NXP Semiconductors**

# UM11802

RDGD3162I3PH5EVB three-phase inverter reference design

Legend:         SEVERE       fatal, non-recoverable events         WARNING       suspicious, recoverable events         og Level:       INFO       INFO       standard events (register/pin read/write)	Kit/Device Loader	Logs F	Register Man	Tabs	]		
Legend:         SEVERE       fatal, non-recoverable events         WARNING       suspicious, recoverable events         og Level:       INFO         INFO       standard events (register/pin read/write)         FINE       verbose variant of above (data frames, crc, etc.)         FINEST       processing output with finest details	Behavior	1093 I	register map	1003			
SEVERE fatal, non-recoverable events WARNING suspicious, recoverable events bg Level: INFO INFO standard events (register/pin read/write) FINE verbose variant of above (data frames, crc, etc FINEST processing output with finest details							
WARNING         suspicious, recoverable events           og Level:         INFO         standard events (register/pin read/write)           FINE         verbose variant of above (data frames, crc, etc           FINEST         processing output with finest details						Legend:	
pg Level: INFO • INFO standard events (register/pin read/write) FINE verbose variant of above (data frames, crc, etc FINEST processing output with finest details					SEVERE	fatal, non-recoverable events	
FINE verbose variant of above (data frames, crc, etc FINEST processing output with finest details					WARNING	suspicious, recoverable events	
FINEST processing output with finest details	Log Level:	IN	FO	-	INFO	standard events (register/pin read/write)	
FINEST processing output with finest details					FINE	verbose variant of above (data frames, crc, etc.)	,
					FINEST		
FINEST D FINE DINFO D WARNING D SEVERE							
					FIN	IEST O FINE OINFO O WARNING O SEVERE	
lessage Limit: 500 Limit for number of cached messages. More items take more memory.	Message Limit:	50	0			mber of cached messages. More items take more	2
memory.					memory.		
	Apply Discard	Defaul	lts				
ly Discard Defaults							aa

• Access settings by selecting Settings from the File menu.

• The Register Map and Tabs settings are shown in Figure 18 and Figure 19:

NP FlexGUI Settings		-		х
Kit/Device Loader Logs	Register Map Ta	bs		
User Interface				
Navigator View:	<ul> <li>Tree View</li> <li>List View</li> </ul>	Display register sets and register groups in tree form. Display only register sets in list form.		
Registers Per Page:	8	Number of registers to be displayed on single page.		
Sort By Address:		All visible registers will be sorted by address.		
Bit Buttons				
Bit Buttons Per Line:	10	Number of bit buttons to be displayed per line. Not guaranteed in case of insufficient screen space.		
Uniform Buttons:	$\checkmark$	All bit buttons will use the same fixed width.		
Button Width:	90 •	Bit button width in pixels.		
Show Bit Position:	$\checkmark$	Display position in related bit group, e.g. [X:Y].		
Apply Discard De	faults			
			aaa-0	038534
ter map settings				

# **NXP Semiconductors**

# UM11802

# RDGD3162I3PH5EVB three-phase inverter reference design

Kit/Device Loader       Logs       Register Map       Tabs         User Interface       Show Control Toolbar       If enabled, tab will show control toolbar with buttons for read, write and polling of its state as well as specific ones to given tab.         Behavior       Use Register Init Value:       If enabled, tab will use register init value for configuration items as default one for GUI startup or reset (start/stop connection).         Auto-Copy Read To Write:       If enabled, read out value is automatically copied to write selection counterpart.         Auto-Run Read After Write:       If enabled, write to register automatically initiates read of the same register after completion. This option applies only for r/w registers.
Show Control Toolbar       If enabled, tab will show control toolbar with buttons for read, write and polling of its state as well as specific ones to given tab.         Behavior       Use Register Init Value:       If enabled, tab will use register init value for configuration items as default one for GUI startup or reset (start/stop connection).         Auto-Copy Read To Write:       If enabled, read out value is automatically copied to write selection counterpart.         Auto-Run Read After Write:       If enabled, write to register automatically initiates read of the same
Show Control Toolbar       Image: polling of its state as well as specific ones to given tab.         Behavior       Use Register Init Value:       If enabled, tab will use register init value for configuration items as default one for GUI startup or reset (start/stop connection).         Auto-Copy Read To Write:       If enabled, read out value is automatically copied to write selection counterpart.         Auto-Run Read After Write:       If enabled, write to register automatically initiates read of the same
Use Register Init Value: If enabled, tab will use register init value for configuration items as default one for GUI startup or reset (start/stop connection). Auto-Copy Read To Write: If enabled, read out value is automatically copied to write selection counterpart. If enabled, write to register automatically initiates read of the same
Use Register Init Value:       If enabled, read out value is automatically copied to write selection counterpart.         Auto-Copy Read To Write:       If enabled, read out value is automatically copied to write selection counterpart.         Auto-Bun Read After Write:       If enabled, write to register automatically initiates read of the same
Auto-Copy Read To Write: Counterpart.
Auto-Kup Kead Atter Write
Apply Discard Defaults aaa-03853

#### Command Log window

• The Command Log area informs you about application events.

He Daisy Chain GD3162 (x3 - 2 channels) File Help	
Vendor ID: 0x15A2 Start	 Save log: Saves the content of the log area into a text file.
Filter messages	 Pause log: Stops recording any new commands until the log is resumed again.
2> DEVICE 1 (FSSTATELSW: 0 3> DEVICE 1 (FSSTATEH) W: 0 4> DEVICE 1 (EN, PS) W: 1	
5> DEVICE 1 [PWML] W: 0 6> DEVICE 1 [PWML] W: 0	Clear log: Clears all messages from the log area.
7> DEVICE 4 [FSENB] W: 1 8> DEVICE 4 [FSSTATEL] W: 0	Filter messages: Sets various filtering schemes to display specific commands as desired.
9> DEVICE 4 [FSSTATEH] W: 0 10> DEVICE 4 [EN_PS] W: 1 11> DEVICE 4 [PWML] W: 0	uesneu.
12> DEVICE 4 [PWML] W: 0 12> DEVICE 4 [PWMH] W: 0	
	aaa-046437
Figure 20. Command Log area	

- · Pins tab functionality
  - Set control levels. Default values are shown.
  - Read and automatically poll INTB pins (INTA pins are added for GD3162).
  - Control pins set values to a default to a functional state.
    - FSENB enable/disable fail-safe enable
    - EN\_PS enables flyback supply on EVB at ~17 V V\_{CC} on high side and low side
    - FSSTATEL and FSSTATEH set the fail-safe state when FSENB is enabled
    - PWML and PWMH set the default state PWM inputs for high side and low side
    - INTBA and INTBL read status
    - SPI bit rate

FSENB:	High	-	
FSSTATEL:	Low	-	
FSSTATEH:	Low	-	
EN_PS:	High	-	
PWML:	Low	-	
PWMH:	Low	*	
▼ Input Pins			
INTAL:	High		
INTAH:	High		
INTBL:	High		
INTBH:	High		
1500 ms	Poll	F	Read
▼ SPI0			
Bus:	SPI		
Bit Rate [kbit/s]:	4000		
			aaa-046442
igure 21. Pins tab functionality			


#### Register map

- · Registers are grouped according to function; independent lines to read and write the registers
- Registers can be read and write by selecting Set to Read and SEND for read and Set to Write and SEND for write.
- Copy button to copy the read values to the write line; can be set to copy automatically
- Reset button to undo the changes on the write line and reset to the previous value
- Global register controls perform the selected command on all registers with the checkbox selected.

Vendor ID: 0x15A2 Stop						1	select lin	nk to chair	lead devic	e for						sel	ect drop-down	
ter messages. 🔹 🐱 🛗 🛤	• 5	Script edite	or dP Daisy	Chain Config 🔛	Pulse		ease of	use								me	nus for various	
DEVICE 2 [MODE2:0x01] R: 0x00F4	n 🗸	SEND	Set To Read	Set To Write	Clear Co	ey 🔽 I	Link To Chain Lea	d Device								reg	ister access	
DEVICE 1 [MODE2:0+01] R: 0+00F4							Draw the CENP	button to and or	write data. Daisy Ch	la merena an	only sent once B	were the SEND builty	un thaire when re	adian to nat current	realister data		I	
DEVICE 6 [MODE2/0x01] R: 0x00F4						Cick the W	button on the	oft side-of the regis	ter control to save re	pister write data	when switching b	etween registers. Th	e W and R butte	ons do not write and	read data from	he device.		
DEVICE 5 [MODE2:0x01] R: 0x00F4 DEVICE 4 [MODE2:0x01] R: 0x00F4		- Group	0 (5910)	IOW-SIG	ae ga	ite d	irive a	evices	ter control to save re								+	
DEVICE 3 [MODE2:0x01] R: 0x0260		DEVICE 1			_												Register To Access	Operation
DEVICE 2 [MODE2:0x01] R: 0x0260					H D	260	SCEF	ELET	RTMON_CPG	FSISOEN	TISNEEN	SNCMP.EN	8/57	CONFG.IN	RESET	GSSPLEN	Operational 🔫	· Read
DEVICE 1 [MODE2:0x01] R: 0x0260	U	1	MODE2	0x01 🥑		0											MODE *	Write
DEVICE 6 [MODE2:0x01] R: 0x0260					0	260	SOFF	ATAPT	RTMON, CPG	PSISOEN	TISNS, EN	ISNCMP, EN	8157	CONFIGURN	AESET	GSSPILEN	MODE2 *	0.000
DEVICE 5 [MODE2:0x01] R: 0x0260		DEVICE 2															Register To Access	Operation
DEVICE 4 [MODE2:0x01] R: 0x0260					<b>H</b> •	260	SCFF	KTRUT	RTMON_CPG	PSISOEN	TONGEN	SNOWP, EN	8/57	CONFIGURN	RESET	055PLEN	Operational	
DEVICE 3 [MODE2:0x01] R: 0x0260	- V	V	MODE2	0x01					ATMONG LING	rsoven	TOYO, EN	Out we for	POT	CONTRUCTIV	MDET	0339-0214	MODE -	Read
DEVICE 2 [MODE2:0x01] R: 0x0260	v				0.	260	SOFF	RTRPT	RTMON_CR6	FSISDEN	TISNS_EN	SNCMP,EN	8/57	CONFG_EN	RESET	GSSPLEN		Write
DEVICE 1 [MODE2:0x01] R: 0x0260 DEVICE 6 [MODE2:0x01] R: 0x0260		DEVICE 3															Register To Access	Operation
DEVICE 5 [MODE20x01] R: 0x0260							_	_			_						Convolutional T	
DEVICE 4 [MODE2:0x01] R: 0x02:00	W		MODE2	0x01	, 🗖 🗠	260	SCEE	1007	RTMONUCRG	PSISOEN	TISNS_EN	ISNOWP, EN	4/57	CONFIGLEN	RESET	GSSPLEN		Read
Dutput Pins	VV		and b ck			260	SCEE	RTRFT	RTMON_CPG	FSISOEN	TISNS, EN	SNCMP, EN	8/57	CONFG_EN	RESET	GSSPLEN	MODE2 -	- Write
ill: High -		_																
ATIL: Low *		- Group	1 [SPI0]	high-si	do a	ato (	drivo c	lovicos										
ATEN: Low -		DEVICE 4		Ingit-3	ue 5	ater	unver	ievices									Register To Access	Operation
75: High *					<b>H</b>	260	SCIT	KINF	RTMON_CPG	rsisten	TONS_EN	ISNCMP, EN	8(57	CONFIGURE	AESET	OSSPILEN N	Operational	Read
ALI LOW *	U	1	MODE2	0x01 🥑		260		-	-								MODE *	Write
AH: Low *	~				0	260	SCIFF	RURPT	RTMON_CPG	PSISOEN	TSNS_EN	ISNCMP, EN	8/57	CONFIG.EN	RESET	GSSPLEN	MODE	
		DEVICE 5															CONFIG	Operation
nput Pins N/V					. 💾 💀	260	SCFF	REALT	RTMON_CRS	<b>FSISCEN</b>	TONGLEN	ISNCMP.EN	857	CONFIGLIN	RESET	OSSPILEN	STATUS	
UR N/V	<b>X</b>	×	MODE2	0x01 🥑		0	1										ADC MEASUREMENTS	Read     Write
L: N/V	V				0	260	SCAA	RTRAL	RTMON, CPG	FSISDEN	TISNS, EN	ISNCMP, EN	857	CONFGLIN	RESET	OSSPILEN	REQBIST/DEVICE ID	write
H: N/V		DEVICE 6															Register To Access	operation
1500 ms 🐥 Poll Read							SCIP	818/T		<b>FSISOEN</b>		SNCWP.EN			RESET	OSSPILEN	Operational	-
	-	~	MODE2	0.01	<b>H</b> 🗠	260		COT	RTMON_CPG	PSODEN	TISNS_EN	SNCMPJEN	8/57	CONFIGURE	ALSEY	0236(104	MODE *	Read
PIO	W				0.	260	SCIP	KTRFT	RTMON_CPG	FSISCEN	TISNS_EN	ISNCMP, EN	8157	CONTRUEN	ALSET	GSSPILEN	MODE2 *	Write
SPI		_															-	
late [kbit/s]: 4000																		
																	aa	aa-046

Script editor tab


- From Script editor tab, all updated settings can be saved to a script using the generator menu and reloaded for later use.
- Save file
- Load file
- · Run the script



#### Pulse tab

- · Used for double pulse, short-circuit, and PWM testing
- Select desired T1, T2, and T3 timings for each test type; select enable then generate pulses

**Note:** Phase U can be configured for performing double pulse and short-circuit testing. To enable short-circuit testing, two resistors (R857, R862) must be pulled from PWMALT phase U signals to disable deadtime control on phase U gate drivers.



## 7.4 Troubleshooting

Some common issues and troubleshooting procedures are detailed in the following table. This is not an exhaustive list by any means, and additional debug may be needed:

Problem	Evaluation	Explanation	Corrective action(s)
No PWM output (no fault reported)	Check PWM jumper position on translator board	Incorrect PWM jumpers obstruct signal path but not report fault	Set PWMH_SEL (J4) and PWML_SEL (J5) jumpers properly, for desired control method: • 3.3 V to 5.0 V translator board reviewed in <u>Section 6.4</u>
	Check PWM control signal	Ensure that proper PWM signal is reaching GD3162	Monitor EXT_PWML (TP14) and EXT_PWMH (TP15) for commanded PWM state
	Check FSENB status (see GD3162 pin 15, STATUS3)	PWM is disabled when FSENB = LOW	Set pin FSENB = HIGH (pin 15) to continue
	Check CONFIG_EN bit (MODE2)	PWM is disabled when CONFIG_EN is logic 1	Write CONFIG_EN = logic 0 to continue

# **NXP Semiconductors**

# UM11802

## RDGD3162I3PH5EVB three-phase inverter reference design

Problem	Evaluation	Explanation	Corrective action(s)
No PWM output (fault reported)	Check VGE fault (VGE_FLT)	A short on IGBT or SiC module gate, or too low of VGEMON delay setting causes VGE fault, locking out PWM control of the gate.	Clear VGE_FLT bit (STATUS2) to continue. Increase VGEMON delay setting (CONFIG6). If safe operating condition can be guaranteed, set VGE_FLTM (MSK2) bit to logic 0, to mask fault.
	Check for short-circuit fault (SC) in STATUS1 register	SC is a severe fault that disables PWM. SC fault cannot be masked	Clear SC fault to continue. Consider adjusting SC fault settings on GD3162: • Adjust short-circuit threshold setting (CONFIG2) • Adjust short-circuit filter setting (CONFIG2)
PWM output is good, but with persistent fault reported	Check for dead time fault (DTFLT) in STATUS2 register	Dead time is enforced, but fault indicates that PWM controls signals are in violation	Clear DTFLT fault bit (STATUS2). Check phase U PWMALT weak pull-downs R862 and R857 are removed to bypass dead time faults for SC testing. Consider adjusting dead time settings on GD3162: • Change mandatory PWM dead time setting (CONFIG5) • Mask dead time fault (MSK2)
	Check for overcurrent (OC) fault in STATUS1 register	OC fault latches, but does not disable PWM. OC fault cannot be masked.	<ul> <li>Clear OC fault bit (STATUS1).</li> <li>Adjust OC fault detection settings on GD3162:</li> <li>Adjust overcurrent threshold setting (CONFIG1)</li> <li>Adjust overcurrent filter setting (CONFIG1)</li> </ul>
PWM or FSSTATE rising edge has longer delay than falling edge	Check translator output voltage versus GD3162 VDD voltage	Low translator output voltage (compared with correct VDD at GD3162) causes the high threshold at the GD3162 pin to be crossed later than commanded	Check translator output voltage selection (J3) is configured to the same level as the GD3162 VDD Check VCCSEL supply or translator outputs on the translator board for excessive loading or supply droop/pulldown
WDOG_FLT reported on startup	Check VSUP and VCC are powered	On initialization, watchdog fault is reported when one die is powered up before the other	Check VSUP and VCC both have power applied. Clear WDOG_FLT bit (STATUS2) to continue.
SPIERR reported on startup	Check KL25Z/translator connection	On initialization, SPIERR can occur when the SPI bus is open, or when GD3162 IC is powered up before the translator (which provides CSB).	Clear SPIERR fault to continue. Reinitialize power to GD3162 after translator is powered (over USB).
SPIERR reported after SPI message	Check bit length of message sent	There is SPIERR if SCLK does not see a n*24 multiple of cycles	Use 24-bit message length for SPI messages
	Check CRC	SPIERR faults if CRC provided in sent message is not good	Use FlexGUI to generate commands with valid CRC. The command can be copied in binary or hexadecimal and sent from another program.
	Check for sufficient dead time between SPI messages	SPIERR fault bit is set when the time between SPI messages (txfer_delay) received is too short. Minimum required delay time is 19 µs.	Check time between CSB rising edge (old message end) and CSB falling edge (new message start) during normal SPI read, and ensure transfer delay dead time check. SPIERR can also be cleared in BIST.
VCCUV reported on startup	Check VCC potential	Caused by low VCC	Clear VCCUV fault bit (STATUS1). Tune VCC-GNDISO potential with power supply set resistor (5 k $\Omega$ potentiometer).

## **NXP Semiconductors**

# UM11802

#### RDGD3162I3PH5EVB three-phase inverter reference design

Problem	Evaluation	Explanation	Corrective action(s)
VREFUV reported on startup	Check that HV domain is powered correctly	Related to slow rise time of VCC supply on HV domain, or failed VREF regulator	Clear VREFUV bit (STATUS2). Reset HV domain supply if fault bit does not clear.
	Check VCC for undervoltage condition	Low VCC is visible indirectly through other HV domain faults	Tune VCC-GNDISO using 5 kΩ potentiometer feedback
VCCOV fault reported on startup	Check VEE level on suspect domain.	If VEE level is not at desired negative voltage, it could cause excessive VCC level.	Check Zener diode in power supply circuit for proper value in setting VEE level. Clear VCCOV bit (STATUS1) to continue.
	Check VCC-GNDISO potential	PWM is disabled during a VCC overvoltage (23 V nom.)	Tune VCC-GNDISO potential to suitable level with power supply set resistor (5 k $\Omega$ potentiometer). Clear VCCOV bit (STATUS1) to continue.
No PWM during short circuit test (phase U only)	Check PWM Alt resistor weak pull-downs	Incorrect configuration of PWMALT pins prevents short-circuit test by enforcing dead time	For short-circuit test, remove resistors R862 and R857 to bypass dead time. (phase U only)
Bad SPI data, appears to repeat previous response	Check VSUP/VDD for undervoltage condition	VDD_UV latches SPI buffer contents, preventing updated fault reporting.	Check voltage provided at VDD pin (pin 3). On each read, compare the address from the sent command and response (a difference indicates that the SPI response is latched due to inactive). Read multiple addresses to ensure a good comparison.
	Check EN_PS is set to HIGH in FlexGUI; see <u>Figure 21</u>	VCC/VEE can be enabled/disabled in software.	Enable flyback VCC/VEE from FlexGUI
	Check VCC for undervoltage	Unpowered VCC prevents HV domain from updating data	Tune VCC-GNDISO using 5 kΩ potentiometer feedback

# 8 Configuring the hardware

RDGD3162I3PH5EVB with KITGD316xTREVB attached as shown in <u>Figure 25</u> utilizing Windows based PC and FlexGUI software.


**Note:** Double pulse and short-circuit testing can be conducted on phase U only. See FlexGUI Pulse Tab, <u>Figure 24</u>.

Suggested equipment needed for test:

- Rogowski coil high-current probe
- High-voltage differential voltage probe
- · High sample rate digital oscilloscope with probes
- DC link capacitor compatible with HybridPACK drive module
- IGBT or SiC MOSFET HybridPACK drive module
- Windows based PC
- · High-voltage DC power supply for DC link voltage
- Low-voltage DC power supply for VPWR
  - +12 V DC gate drive board low-voltage domain
- Voltmeter for monitoring high-voltage DC link supply
- Load coil for double pulse testing (phase U only)


**Note:** To enable short-circuit testing on phase U only, two resistors (R857, R862) must be pulled from PWMALT phase U signals to disable deadtime control on phase U gate drivers.

#### RDGD3162I3PH5EVB three-phase inverter reference design





#### RDGD3162I3PH5EVB three-phase inverter reference design



# 9 Schematic, board layout, and bill of materials

The schematic, board layout, and bill of materials for the RDGD3162I3PH5EVB reference design are available at <u>http://www.nxp.com/RDGD3162I3PH5EVB</u>.

# 10 References

- [1] RDGD3162I3PH5EVB detailed information on this board, including documentation, downloads, and software and tools <u>http://www.nxp.com/RDGD3162I3PH5EVB</u>
- [2] GD3162 product information on advanced single-channel gate driver for IGBT/SiC <u>http://www.nxp.com/GD3162</u>
- [3] MPC5777C ultra-reliable MCU for automotive and industrial engine management <u>http://www.nxp.com/MPC5777C</u>
- [4] MPC5744P ultra-reliable MCU for automotive and industrial safety applications <u>http://www.nxp.com/MPC574xP</u>
- [5] MPC5775B/E-EVB low-cost development board for battery management and inverter <u>http://www.nxp.com/</u> <u>MPC5775B-E-EVB</u>

#### RDGD3162I3PH5EVB three-phase inverter reference design

# Legal information

## Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

# Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

© 2023 NXP B.V. All rights reserved.

#### RDGD3162I3PH5EVB three-phase inverter reference design

## **Trademarks**

**NXP** — wordmark and logo are trademarks of NXP B.V. **Kinetis** — is a trademark of NXP B.V.

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

#### RDGD3162I3PH5EVB three-phase inverter reference design

# Tables

Tab. 1.	PCIe connector pin definitions7	,
Tab. 2.	Test points10	1
Tab. 3.	RDGD3162I3PH5EVB indicator	
	descriptions 12	-

# Tab. 4.RDGD3162I3PH5EVB connector and<br/>jumper descriptions13Tab. 5.Power supply test point descriptions14Tab. 6.SiC module pin connections17Tab. 7.Translator board jumper definitions19

# **Figures**

Fig. 1.	RDGD3162I3PH5EVB3	
Fig. 2.	RDGD3162I3PH5EVB three-phase inverter	
	board voltage domains and interfaces	
Fig. 3.	Gate driver pinout and board interface	
	connection PCIe 2 × 327	
Fig. 4.	RDGD3162I3PH5EVB test points 10	
Fig. 5.	RDGD3162I3PH5EVB indicator locations 12	
Fig. 6.	RDGD3162I3PH5EVB connector and	
	jumper locations13	
Fig. 7.	Power supply test point locations14	
Fig. 8.	Gate drive resistors for each phase high	
	side and low side15	
Fig. 9.	SiC module pin placement16	
Fig. 10.	SiC module pin connections17	
Fig. 11.	Freedom development platform	
Fig. 12.	Translator board19	
Fig. 13.	FRDM-KL25Z setup and interface	

Fig. 14.	Kit selection	22
Fig. 15.	GUI settings menu	23
Fig. 16.	Loader settings	
Fig. 17.	Logs settings	
Fig. 18.	Register map settings	
Fig. 19.	Tabs settings	
Fig. 20.	Command Log area	
Fig. 21.	Pins tab functionality	
Fig. 22.	Register map	
Fig. 23.	Script editor tab	
Fig. 24.	Pulse tab	
Fig. 25.	Evaluation setup using KITGD316xTREVB	
gc.	and FlexGUI	32
Fig. 26.	Evaluation setup using MPC5777C-DEVB	
go.	MCU development kit	32
Fig. 27.	Evaluation setup using MPC5744P MCU	
	development kit	33

#### RDGD3162I3PH5EVB three-phase inverter reference design

## Contents

2       RDGD3162I3PH5EVB         3       Introduction         4       Finding kit resources and information on the NXP website         4.1       Collaborate in the NXP community         5       Getting ready         5.1       Kit contents         5.2       Additional hardware         5.3       Windows PC workstation         5.4       Software         6       Getting to know the hardware         6.1       RDGD3162I3PH5EVB features         6.2       Kit featured components         6.2.1       Voltage domains, GD3162 pinout, logic header, and IGBT pinout         6.2.2       GD3162 pinout and MCU interface pinout         6.2.3       Test points         6.2.4       Indicators         6.2.5       Connectors and jumpers         6.2.6       Power supply test points         6.2.7       Gate drive resistors         6.3       Kinetis KL25Z Freedom board         6.4       3.3 V to 5.0 V translator board         7       Installing and configuring software and tools         7.1       Installing FlexGUI on your computer         7.2       Configuring the FRDM-KL25Z microcode         7.3       Using the FlexGUI         7.4       T	1	Important notice	3
<ul> <li>Finding kit resources and information on the NXP website</li> <li>Collaborate in the NXP community</li> <li>Getting ready</li> <li>Kit contents</li> <li>Additional hardware</li> <li>Xit contents</li> <li>Additional hardware</li> <li>Windows PC workstation</li> <li>Software</li> <li>Getting to know the hardware</li> <li>Getting to know the hardware</li> <li>RDGD3162I3PH5EVB features</li> <li>Kit featured components</li> <li>Kit featured components</li> <li>Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>GD3162 pinout and MCU interface pinout</li> <li>Test points</li> <li>Connectors and jumpers</li> <li>Connectors and jumpers</li> <li>SiC module pin connections</li> <li>Kinetis KL25Z Freedom board</li> <li>Xinetis KL25Z Freedom board</li> <li>SiC module pin configuring software and tools</li> <li>Installing and configuring software and tools</li> <li>Configuring the FRDM-KL25Z microcode</li> <li>Troubleshooting</li> <li>Configuring the hardware</li> <li>Schematic, board layout, and bill of materials</li> <li>References</li> </ul>	2	RDGD3162I3PH5EVB	3
on the NXP website	3	Introduction	4
<ul> <li>4.1 Collaborate in the NXP community</li></ul>	4	Finding kit resources and information	
5       Getting ready         5.1       Kit contents         5.2       Additional hardware         5.3       Windows PC workstation         5.4       Software         6       Getting to know the hardware         6.1       RDGD3162I3PH5EVB features         6.2       Kit featured components         6.2.1       Voltage domains, GD3162 pinout, logic         header, and IGBT pinout       Getting to know the hardware         6.2.2       GD3162 pinout and MCU interface pinout         6.2.3       Test points         6.2.4       Indicators         6.2.5       Connectors and jumpers         6.2.6       Power supply test points         6.2.7       Gate drive resistors         6.2.8       SiC module pin connections         6.3       Kinetis KL25Z Freedom board         6.4       3.3 V to 5.0 V translator board         7       Installing and configuring software and tools         7.1       Installing FlexGUI on your computer         7.2       Configuring the FRDM-KL25Z microcode         7.3       Using the FlexGUI         7.4       Troubleshooting         8       Configuring the hardware         9       Schematic, board layout,		on the NXP website	4
<ul> <li>5.1 Kit contents</li> <li>5.2 Additional hardware</li> <li>5.3 Windows PC workstation</li> <li>5.4 Software</li> <li>6 Getting to know the hardware</li> <li>6.1 RDGD3162I3PH5EVB features</li> <li>6.2 Kit featured components</li> <li>6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>6.2.2 GD3162 pinout and MCU interface pinout</li> <li>6.2.3 Test points</li> <li>6.2.4 Indicators</li> <li>6.2.6 Power supply test points</li> <li>6.2.7 Gate drive resistors</li> <li>6.2.8 SiC module pin connections</li> <li>6.3 Kinetis KL25Z Freedom board</li> <li>6.4 3.3 V to 5.0 V translator board</li> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>	4.1		
<ul> <li>5.1 Kit contents</li> <li>5.2 Additional hardware</li> <li>5.3 Windows PC workstation</li> <li>5.4 Software</li> <li>6 Getting to know the hardware</li> <li>6.1 RDGD3162I3PH5EVB features</li> <li>6.2 Kit featured components</li> <li>6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>6.2.2 GD3162 pinout and MCU interface pinout</li> <li>6.2.3 Test points</li> <li>6.2.4 Indicators</li> <li>6.2.6 Power supply test points</li> <li>6.2.7 Gate drive resistors</li> <li>6.2.8 SiC module pin connections</li> <li>6.3 Kinetis KL25Z Freedom board</li> <li>6.4 3.3 V to 5.0 V translator board</li> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>	5	Getting ready	4
<ul> <li>5.3 Windows PC workstation</li></ul>	5.1		
<ul> <li>5.4 Software</li> <li>6 Getting to know the hardware</li> <li>6.1 RDGD3162I3PH5EVB features</li> <li>6.2 Kit featured components</li> <li>6.2 Kit featured components</li> <li>6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>6.2.2 GD3162 pinout and MCU interface pinout</li> <li>6.2.3 Test points</li> <li>6.2.4 Indicators</li> <li>6.2.5 Connectors and jumpers</li> <li>6.2.6 Power supply test points</li> <li>6.2.7 Gate drive resistors</li> <li>6.2.8 SiC module pin connections</li> <li>6.3 Kinetis KL25Z Freedom board</li> <li>6.4 3.3 V to 5.0 V translator board</li> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>	5.2	Additional hardware	5
6       Getting to know the hardware         6.1       RDGD3162I3PH5EVB features         6.2       Kit featured components         6.2.1       Voltage domains, GD3162 pinout, logic header, and IGBT pinout         6.2.2       GD3162 pinout and MCU interface pinout         6.2.3       Test points         6.2.4       Indicators         6.2.5       Connectors and jumpers         6.2.6       Power supply test points         6.2.7       Gate drive resistors         6.2.8       SiC module pin connections         6.2.8       SiC module pin connections         6.3       Kinetis KL25Z Freedom board         6.4       3.3 V to 5.0 V translator board         7       Installing and configuring software and tools         7.1       Installing FlexGUI on your computer         7.2       Configuring the FRDM-KL25Z microcode         7.3       Using the FlexGUI         7.4       Troubleshooting         8       Configuring the hardware         9       Schematic, board layout, and bill of materials         10       References	5.3	Windows PC workstation	5
<ul> <li>RDGD3162I3PH5EVB features</li> <li>Kit featured components</li> <li>Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>GD3162 pinout and MCU interface pinout</li> <li>Test points</li> <li>Indicators</li> <li>Connectors and jumpers</li> <li>Connectors and jumpers</li> <li>SiC module pin connections</li> <li>Kinetis KL25Z Freedom board</li> <li>SiC module pin configuring software and tools</li> <li>Installing and configuring software and tools</li> <li>Configuring the FRDM-KL25Z microcode</li> <li>Using the FlexGUI</li> <li>Troubleshooting</li> <li>Configuring the hardware</li> <li>Schematic, board layout, and bill of materials</li> <li>References</li> </ul>	5.4	Software	5
<ul> <li>6.2 Kit featured components</li></ul>	6		
<ul> <li>6.2.1 Voltage domains, GD3162 pinout, logic header, and IGBT pinout</li> <li>6.2.2 GD3162 pinout and MCU interface pinout</li> <li>6.2.3 Test points</li> <li>6.2.4 Indicators</li> <li>6.2.5 Connectors and jumpers</li> <li>6.2.6 Power supply test points</li> <li>6.2.7 Gate drive resistors</li> <li>6.2.8 SiC module pin connections</li> <li>6.3 Kinetis KL25Z Freedom board</li> <li>6.4 3.3 V to 5.0 V translator board</li> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>		RDGD3162I3PH5EVB features	5
header, and IGBT pinout         6.2.2       GD3162 pinout and MCU interface pinout         6.2.3       Test points         6.2.4       Indicators         6.2.5       Connectors and jumpers         6.2.6       Power supply test points         6.2.7       Gate drive resistors         6.2.8       SiC module pin connections         6.3       Kinetis KL25Z Freedom board         6.4       3.3 V to 5.0 V translator board         7       Installing and configuring software and tools         7.1       Installing FlexGUI on your computer         7.2       Configuring the FRDM-KL25Z microcode         7.3       Using the FlexGUI         7.4       Troubleshooting         8       Configuring the hardware         9       Schematic, board layout, and bill of materials         10       References	6.2	Kit featured components	6
<ul> <li>6.2.2 GD3162 pinout and MCU interface pinout</li> <li>6.2.3 Test points</li></ul>	6.2.1	Voltage domains, GD3162 pinout, logic	
<ul> <li>6.2.3 Test points</li></ul>			
<ul> <li>6.2.4 Indicators</li></ul>	6.2.2	GD3162 pinout and MCU interface pinout	6
<ul> <li>6.2.5 Connectors and jumpers</li> <li>6.2.6 Power supply test points</li> <li>6.2.7 Gate drive resistors</li> <li>6.2.8 SiC module pin connections</li> <li>6.3 Kinetis KL25Z Freedom board</li> <li>6.4 3.3 V to 5.0 V translator board</li> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>	6.2.3	Test points	10
<ul> <li>6.2.6 Power supply test points</li></ul>	6.2.4		
<ul> <li>6.2.7 Gate drive resistors</li></ul>	6.2.5	Connectors and jumpers	13
<ul> <li>6.2.8 SiC module pin connections</li></ul>	6.2.6	Power supply test points	14
<ul> <li>6.3 Kinetis KL25Z Freedom board</li></ul>	6.2.7		
<ul> <li>6.4 3.3 V to 5.0 V translator board</li></ul>	6.2.8		
<ul> <li>7 Installing and configuring software and tools</li> <li>7.1 Installing FlexGUI on your computer</li> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>			
tools         7.1       Installing FlexGUI on your computer         7.2       Configuring the FRDM-KL25Z microcode         7.3       Using the FlexGUI         7.4       Troubleshooting         8       Configuring the hardware         9       Schematic, board layout, and bill of materials         10       References	6.4	3.3 V to 5.0 V translator board	19
<ul> <li>7.1 Installing FlexGUI on your computer</li></ul>	7	Installing and configuring software and	
<ul> <li>7.2 Configuring the FRDM-KL25Z microcode</li> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>			
<ul> <li>7.3 Using the FlexGUI</li> <li>7.4 Troubleshooting</li></ul>	7.1		
<ul> <li>7.4 Troubleshooting</li></ul>			
<ul> <li>8 Configuring the hardware</li> <li>9 Schematic, board layout, and bill of materials</li> <li>10 References</li> </ul>	7.3		
<ol> <li>Schematic, board layout, and bill of materials</li> <li>References</li> </ol>	7.4		
10 References	8		31
10 References	9		
Legal information	10		
		Legal information	34

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com