

# Ethernet to Ethernet Interworking Type D RAM Package Release 1.0.0

## General

This release note reflects differences between the *QUICC Engine™ Block Reference Manual with Protocol Interworking*, QEIWRM, Rev. 2, and the features which are available for this device using the provided microcode RAM packages. This document reveals any exceptions to the features which are specified in this release of the specification. The note also describes additions or missing functionality in comparison to the specification.

The user should follow tightly the instructions specified in the QE\_Ucode\_Loader file provided in the package in relation to the header files containing the code. These instructions assure proper operation and activation of the right features in the code.

Refer to the *QUICC Engine Microcode Errata* for all known issues related to this and other microcode packages.

This package includes the following core blocks: Ethernet, Interworking, Header Compression and Header Decompression, IP fragmentation, Virtual Port, and Longest Prefix Match PCD. Features of these core blocks that are not supported in this package are described in [Table 3](#).

## Availability

The package is currently available for the following devices.

**Table 1. Package Availability by Device**

Device	Loader file name (.h)
<a href="#">MPC8360 rev 2.1</a>	iw_e2e_type_d_mpc8360_r2.1.h
<a href="#">MPC8568 rev 1.1</a>	iw_e2e_type_d_mpc8568_r1.1.h

## Package Content

The tables below designate the content of this package. The baseline is the *QUICC Engine™ Block Reference Manual with Protocol Interworking, QEIWRM, Rev. 2*. The tables below show additional features and features which are not supported. For the specification of additional features, which are not described in the *QUICC Engine™ Block Reference Manual with Protocol Interworking, QEIWRM, Rev. 2*, please contact Freescale support. Contact information may be found at [www.freescale.com](http://www.freescale.com).

**Table 2. New Features (Which are Not Described in QEIWRM, Rev. 2)**

Feature	Comments
DF bit checking while interworking to Ethernet with IP fragmentation	IP frames with DF bit set on IP header and violating the MTU configured on Ethernet Tx will be treated as unrecognized frames and dropped according to interworking rules.

**Table 3. Removed Features (Described in QEIWRM, Rev. 2 but Not Supported)**

Feature	Comments	QEIWRM, Rev. 2
ATM Ethernet IW/Termination	This package does not include ATM, Ethernet interworking, or ATM termination.	
PPP Ethernet IW/Termination	This package does not include PPP, Ethernet interworking, or PPP termination.	
Expanded Hash Table		Section 29.5.3.3.1, "TableLookup_FourWayHash PCD"
CAM Emulation Lookup Table (CELUT) for LookupKey Size of 2 Bytes		Section 29.5.3.1.1, "CAM Emulation Lookup Table (CELUT) for LookupKey Size of 2 Bytes"
VLAN Specific Header Manipulation Command Descriptor		Section 30.1.10.2, "VLAN Specific Header Manipulation Command Descriptor"

## Revision History

**Table 4. Revision History for Release 1.0.0**

Release Date: Aug 31, 2009 Revision Register Number: 0xBEE0D100	
<b>New Features</b>	None
<b>Removed Features</b>	None
<b>Bug Fixes</b>	In the Ethernet Receiver, a frame with length 1518 is not counted by the etherStatsPkts1024 counter.
	If IW function is enabled (REMODR[IWE <sub>n</sub> ==1]), RSH is not functional. (RSH has to be set to zero).
	Frames received after Generation Violation (and MIN_WRAP seconds have not passed) go through compression instead of being sent as regular frames.
	When using the Data Copy Mode of the Virtual Port and the data buffer sizes of the Virtual Port queue are exact multiples of the data buffer sizes of the Intermediate queue, then memory corruption can occur.
	There are scenarios where LPM leads to a wrong match.
	In IP Reassembly, if the parser BMR is located on the secondary bus, the Ethernet transmitter may not transmit some enqueued frames.
	During IP Reassembly, if the number of allowed fragments received is exceeded, the Ethernet receiver may hang.
Virtual Port Queues WFQ in mixed mode might skip strict priority queues.	

**Table 5. Revision History—Revision 0.0.2**

Release 0.0.2	
<b>New Features</b>	Interworking to Ethernet with IP fragmentation— IP frames with DF bit set on IP header and violating the MTU configured on Ethernet Tx will be treated as unrecognized frames and dropped according to interworking rules.
<b>Bug Fixes</b>	In an Ethernet Rx in heavy traffic (when smoother is disabled) load or in case of an errored frame (CRC, IP Check Sum etc..) and the frame size is less the 128 byte— unexpected behavior may occur.
	When working in Fast Ethernet Half Duplex and a collision error occurs, the port might halt.
	Ethernet receiver can cause unpredictable memory corruption while discarding illegal short frames.
	Working with customized preamble is not supported for frames smaller then 64 bytes.
	When the Ethernet receive is highly loaded with incoming frames it might stop functioning. This bug is valid only if the next two conditions take place: 1. More than one thread is enabled. 2. The maximum length of the incoming frames is longer than $4 \times$ (VFIFO block size). (VFIFO block size = 128 up to 248).

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
 Technical Information Center, EL516  
 2100 East Elliot Road  
 Tempe, Arizona 85284  
 1-800-521-6274 or  
 +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
 Technical Information Center  
 Schatzbogen 7  
 81829 Muenchen, Germany  
 +44 1296 380 456 (English)  
 +46 8 52200080 (English)  
 +49 89 92103 559 (German)  
 +33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
 Headquarters  
 ARCO Tower 15F  
 1-8-1, Shimo-Meguro, Meguro-ku  
 Tokyo 153-0064  
 Japan  
 0120 191014 or  
 +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
 Exchange Building 23F  
 No. 118 Jianguo Road  
 Chaoyang District  
 Beijing 100022  
 China  
 +86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
 Literature Distribution Center  
 1-800 441-2447 or  
 +1-303-675-2140  
 Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2008, 2009. All rights reserved.

ETH2ETHTYPEDRN\_1\_0\_0

Aug 31, 2009

Rev. 2

