

# ES\_LPC111x

Errata sheet LPC1111/12/13/14/15

Rev. 6.1 — 15 January 2024

Errata

## Document information

Information	Content
Keywords	LPC1111FHN33, LPC1112FHN33, LPC1112FHI33, LPC1113FHN33, LPC1113FBD48, LPC1114FHN33, LPC1114FHI33, LPC1114FBD48, LPC1115FBD48, LPC1115FET48, LPC1112JHI33, LPC1114JHN33, LPC1115JBD48, and LPC1115JET48 errata
Abstract	This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document. Each deviation is assigned a number and its history is tracked in a table at the end of the document.



## 1 Product identification

The LPC111x devices typically have the following top-side marking:

```
LPC111xx
/xxx
xxxxxxx
xxYYWWxR[x]
```

The last letter in the last line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the LPC111x:

**Table 1. Device revision table**

Revision identifier (R)	Revision description
'A'	Initial device revision
'B'	Second device revision
'C'	Third device revision

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

## 2 Errata overview

**Table 2. Functional problems table**

Functional problems	Short description	Revision identifier	Detailed description
ADC.1	External sync inputs not operational	'A', 'B', 'C'	<a href="#">Section 3.1</a>
ADC.2	A/D Global Data register should not be used with burst mode or hardware triggering.	'A', 'B', 'C'	<a href="#">Section 3.2</a>
I2C.1	In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register.	'A', 'B', 'C'	<a href="#">Section 3.3</a>
VDD.1 <sup>[1]</sup>	The minimum voltage of the power supply ramp must be 200 mV or below.	'A', 'B', 'C'	<a href="#">Section 3.3</a>
ROM.1	The ROM inadvertently reports IAP busy status for IAP erase and program operations.	'A', 'B', 'C'	<a href="#">Section 3.5</a>

[1] This errata does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).

**Table 3. AC/DC deviations table**

AC/DC deviations	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

Table 4. Errata notes

Note	Short description	Revision identifier	Detailed description
Note.1	During power-up, an unexpected glitch (low pulse) could occur on the port pins as the V <sub>DD</sub> supply ramps up.	'A', 'B', 'C'	<a href="#">Section 5.1</a>

### 3 Functional problems detail

#### 3.1 ADC.1: External sync inputs not operational

**Introduction:**

In software-controlled mode (BURST bit is 0), the 10-bit ADC can start conversion by using the following options in the A/D Control Register:

26:24	START		When the BURST bit is 0, these bits control whether and when an A/D conversion is started:	0
0x0			No start (this value should be used when clearing PDN to 0).	
0x1			Start conversion now.	
0x2			Start conversion when the edge selected by bit 27 occurs on PIO0_2/SSEL/CT16B0_CAP0.	
0x3			Start conversion when the edge selected by bit 27 occurs on PIO1_5/DIR/CT32B0_CAP0.	
0x4			Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT0.	
0x5			Start conversion when the edge selected by bit 27 occurs on CT32B0_MAT1.	
0x6			Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT0.	
0x7			Start conversion when the edge selected by bit 27 occurs on CT16B0_MAT1.	

**Problem:**

The external start conversion feature, AD0CR:START = 0x2 or 0x3, may not work reliably and ADC external trigger edges on PIO0\_2 or PIO1\_5 may be missed. The occurrence of this problem is peripheral clock (pclk) dependent. The probability of error (missing a ADC trigger from GPIO) is estimated as follows:

- For PCLK\_ADC = 50 MHz, probability error = 6 %
- For PCLK\_ADC = 12 MHz, probability error = 1.5 %

The probability of error is not affected by the frequency of ADC start conversion edges.

**Work-around:**

In software-controlled mode (BURST bit is 0), the START conversion options (bits 26:24 set to 0x1 or 0x4 or 0x5 or 0x6 or 0x7) can be used. The user can also start a conversion by connecting an external trigger signal to a capture input pin (CAPx) from a Timer peripheral to generate an interrupt. The timer interrupt routine can then start the ADC conversion by setting the START bits (26:24) to 0x1. The trigger can also be generated from a timer match register.

### 3.2 ADC.2: A/D Global Data register should not be used with burst mode or hardware triggering

#### Introduction:

On the LPC111x, the START field and the BURST bit in the A/D control register specify whether A/D conversions are initiated via software command, in response to some hardware trigger, or continuously in burst ("hardware-scan") mode. Results of the ADC conversions can be read in one of two ways. One is to use the A/D Global Data Register to read all data from the ADC. Another is to use the individual A/D Channel Data Registers.

#### Problem:

If the burst mode is enabled (BURST bit set to '1') or if hardware triggering is specified, the A/D conversion results read from the A/D Global Data register could be incorrect. If conversions are only launched directly by software command (BURST bit = '0' and START = '001'), the results read from the A/D Global Data register will be correct provided the previous result is read prior to launching a new conversion.

#### Work-around:

When using either burst mode or hardware triggering, the individual A/D Channel Data registers should be used instead of the A/D Global Data register to read the A/D conversion results.

### 3.3 I2C.1: In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register

The I2C monitor allows the device to monitor the I2C traffic on the I2C bus in a non-intrusive way.

#### Problem:

In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register. If this is not done, the received data from the slave device will be corrupted. To allow the monitor mode to have sufficient time to process the data on the I2C bus, the device may need to have the ability to stretch the I2C clock. Under this condition, the I2C monitor mode is not 100% non-intrusive.

#### Work-around:

When setting the device in monitor mode, enable the ENA\_SCL bit in the MMCTRL register to allow clock stretching.

Software code example to enable the ENA\_SCL bit:

```
LPC_I2C_MMCTRL |= (1<<1);           //Enable ENA_SCL bit
```

In the I2C ISR routine, for the status code related to the slave-transmitter mode, write the value of 0xFF into the DAT register to prevent data corruption. In order to avoid stretching the SCL clock, the data byte can be saved in a buffer and processed in the Main loop. This ensures the SI flag is cleared as fast as possible.

Software code example for the slave-transmitter mode:

```
case 0xA8:                               // Own SLA + R has been received, ACK returned
case 0xB0:
case 0xB8:                               // data byte in DAT transmitted, ACK received
case 0xC0:                               // (last) data byte transmitted, NACK received
```

```
case 0xC8: // last data byte in DAT transmitted, ACK received
    DataByte = LPC_I2C->DATA_BUFFER; //
Save data. Data can be process in Main loop
    LPC_I2C->
>DAT = 0xFF; // Pretend to shift out 0xFF
    LPC_I2C->
>CONCLR = 0x08; // clear flag SI
    break;
```

### VDD.1: The minimum voltage of the power supply ramp must be 200 mV or below<sup>1</sup>

#### Introduction:

The datasheet specifies that the power supply (on the  $V_{DD}$  pin) must ramp-up from a minimum voltage of 400 mV or below with a ramp-up time of 500 ms or faster. Also, the minimum time the power supply (on the  $V_{DD}$  pin) needs to be below 400 mV or below before ramping up is 12 us.

#### Problem:

The device might not always start-up if the power supply (on the  $V_{DD}$  pin) does not reach 200 mV. The minimum voltage of the power supply ramp (on the  $V_{DD}$  pin) must be 200 mV or below with ramp-up time of 500 ms or faster.

#### Work-around:

None.

### 3.4 VDD.1: The minimum voltage of the power supply ramp must be 200 mV or below<sup>1</sup>

#### Introduction:

The datasheet specifies that the power supply (on the  $V_{DD}$  pin) must ramp-up from a minimum voltage of 400 mV or below with a ramp-up time of 500 ms or faster. Also, the minimum time the power supply (on the  $V_{DD}$  pin) needs to be below 400 mV or below before ramping up is 12 us.

#### Problem:

The device might not always start-up if the power supply (on the  $V_{DD}$  pin) does not reach 200 mV. The minimum voltage of the power supply ramp (on the  $V_{DD}$  pin) must be 200 mV or below with ramp-up time of 500 ms or faster.

#### Work-around:

None.

<sup>1</sup> This errata does not apply to the LPC1100XL series (LPC111x/103/203/303/323/333).

### 3.5 ROM.1: On the LPC111XL series, the ROM inadvertently reports IAP busy status for IAP erase and program operations

#### Introduction:

On the LPC111XL series, In-Application Programming (IAP) calls are available to perform erase and write operation on the on-chip flash memory, as directed by the end-user application code. IAP status codes are available for the IAP calls.

#### Problem:

For IAP erase (sector and page) calls and IAP copy RAM to flash API calls, the ROM inadvertently reports that the flash programming hardware interface is busy (IAP status code 11). This issue affects the LPC1100 XL series devices (8 kB (LPC1111), 16 kB (LPC1112), 24 kB (LPC1113), 32 kB (LPC1114/203/303), 48 kB (LPC1114/323), 56 kB (LPC1114/333), 64 kB (LPC1115)).

#### Work-around:

The following software workaround can be implemented in the user application code. The example below is for IAP erase operations and utilizes the interrupt status register of the flash IP to ensure that the IAP erase operation is completed successfully:

```

/* flash controller INT_STATUS register address for the workaround */
#define INT_STATUS ((volatile unsigned *) (0x4003CFE0))
#define END_OF_BURN (1<<1)
#define END_OF_ERASE (1<<0)
__attribute__((section(".iap_ramfunc"))) uint32_t iap_erase_page(uint8_t
page_start, uint8_t page_end)
{
    volatile uint32_t dummy = 0;
    uint32_t dummy_pos = 0;
    struct sIAP IAP;
    IAP.cmd = IAP_ERASE_PAGE; // Erase Page
    IAP.par[0] = page_start; // Start page
    IAP.par[1] = page_end; // End page
    IAP.par[2] = SystemCoreClock / 1000; // CCLK in kHz
    while ((*INT_STATUS) & 0x8) != 0)
    {
        dummy = *(volatile uint32_t *) (0x0 + dummy_pos);
        *INT_CLR_STATUS = 0x8;

        if ((*INT_STATUS) & 0x8) != 0x8)
        {
            break;
        }
        /* Find a flash location without ECC error */
        dummy_pos += 4;
        /* For LPC1115, the flash size is 0x10000 */
        if (dummy_pos >= 0x10000)
        {
            return BUSY;
        }
    }
    IAP_Call(&IAP.cmd, &IAP.stat); // Call IAP Command
    if (IAP.stat == BUSY)
    {
        // If it returns BUSY, wait until program/erase is done
    }
}

```

```

        while ((*INT_STATUS & (END_OF_BURN | END_OF_ERASE)) == 0);
        IAP.stat = 0;
        return (IAP.stat); // Command Failed
    }
    return (0);
}
    
```

## 4 AC/DC deviations detail

No known errata.

## 5 Errata notes

### 5.1 Note.1

The General Purpose I/O (GPIO) pins have configurable pull-up/pull-down resistors where the pins are pulled up to the  $V_{DD}$  level by default. During power-up, an unexpected glitch (low pulse) could occur on the port pins as the  $V_{DD}$  supply ramps up.

## 6 Revision history

Table 5. Revision history

Rev	Date	Description
6.1	20240115	Replaced workaround in <a href="#">Section 3.5</a> "ROM.1: On the LPC111XL series, the ROM inadvertently reports IAP busy status for IAP erase and program operations".
6	20191001	Describes inadvertent busy status for IAP erase and program operations. See: <a href="#">Section 3.5</a> "ROM.1: On the LPC111XL series, the ROM inadvertently reports IAP busy status for IAP erase and program operations".
5	20130926	<ul style="list-style-type: none"> <li>Added Rev. 'C'.</li> <li>Added LPC1115FET48, LPC1112JHI33, LPC1114JHN33, LPC1115JBD48, and LPC1115JET48.</li> </ul>
4.1	20130201	Clarified <a href="#">Section 3.4</a> , does not apply to LPC1100XL series (LPC111x/103/203/303/323/333).
4	20130116	Added <a href="#">Section 3.3</a> "I2C.1: In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register".
3.3	20120501	Removed LPC1110FD20, LPC1111FDH20, LPC1112FD20, LPC1112FDH20, LPC1112FDH28, LPC1114FDH28, LPC1114FN28; placed in separate errata ES_LPC1110_11_12_14.
3.2	20120117	Added <a href="#">Section 3.2</a> "ADC.2: A/D Global Data register should not be used with burst mode or hardware triggering".
3.1	20110901	Added <a href="#">Section 5.1</a> "Note.1".
3	20110301	<ul style="list-style-type: none"> <li>Combined LPC1111/12/13/14 errata into one document.</li> <li>Added <a href="#">Section 3.4</a> "VDD.1".</li> <li><a href="#">Section 3.1</a>: Removed text "For PCLK_ADC = 100 MHz...."</li> </ul>
2	20101115	<ul style="list-style-type: none"> <li>Added <a href="#">Section 3.1</a> "ADC.1: External sync inputs not operational".</li> <li>Added Rev. 'B'.</li> </ul>
1	20100510	Initial version.

## 7 Note about the source code in the document

---

Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2024 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials must be provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



## 8 Legal information

### 8.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 8.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

### 8.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

## Contents

---

<b>1</b>	<b>Product identification .....</b>	<b>2</b>
<b>2</b>	<b>Errata overview .....</b>	<b>2</b>
<b>3</b>	<b>Functional problems detail .....</b>	<b>3</b>
3.1	ADC.1: External sync inputs not operational .....	3
3.2	ADC.2: A/D Global Data register should not be used with burst mode or hardware triggering .....	4
3.3	I2C.1: In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register .....	4
3.4	VDD.1: The minimum voltage of the power supply ramp must be 200 mV or below1 .....	5
3.5	ROM.1: On the LPC111XL series, the ROM inadvertently reports IAP busy status for IAP erase and program operations .....	6
<b>4</b>	<b>AC/DC deviations detail .....</b>	<b>7</b>
<b>5</b>	<b>Errata notes .....</b>	<b>7</b>
5.1	Note.1 .....	7
<b>6</b>	<b>Revision history .....</b>	<b>7</b>
<b>7</b>	<b>Note about the source code in the document .....</b>	<b>8</b>
<b>8</b>	<b>Legal information .....</b>	<b>9</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

Date of release: 15 January 2024  
Document identifier: ES\_LPC111x