

# MPC5500 Family Overview

by: Randy Dees  
32-bit Automotive Applications

Ray Marshall  
TSPG Powertrain Systems

## 1 Introduction

The MPC5554 microcontroller (MCU) was the first member of the MPC5500 family of next generation microcontrollers based on Power Architecture™ technology initially designed for next generation automotive powertrain applications. More devices in the family have been introduced, including the MPC5533, MPC5534, MPC5553, MPC5561, MPC5565, MPC5566, and MPC5567 (all included in this document).

The host processor core of the MPC5500 family devices is compatible with the Power Architecture technology. It is 100 percent user-mode compatible (with floating point library) with the PowerPC ISA. This core has instructions beyond the classic PowerPC ISA, including digital signal processing (DSP) instructions.

The MPC553x and MPC556x devices include the variable length encoding (VLE) option for improved code density.

### Table of Contents

1	Introduction . . . . .	1
	MPC5500 Roadmap . . . . .	2
	MPC5533 Block Diagram . . . . .	3
	MPC5534 Block Diagram . . . . .	4
	MPC5553 Block Diagram . . . . .	5
	MPC5554 Block Diagram . . . . .	6
	MPC5551 Block Diagram . . . . .	7
	MPC5565 Block Diagram . . . . .	8
	MPC5566 Block Diagram . . . . .	9
	MPC5567 Block Diagram . . . . .	10
2	MPC5500 Family Comparison . . . . .	11
3	MPC5500 Family Memory Map . . . . .	12
4	Package Options. . . . .	16
4.1	416 PBGA Ball Maps . . . . .	17
4.2	324 PBGA Ball Maps . . . . .	20
4.3	208 MAP BGA Ball Map . . . . .	21

### Appendix A: Revision History





Figure 1. MPC5500 Roadmap



LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z3 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 2. MPC5533 Block Diagram



LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z3 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 3. MPC5534 Block Diagram



LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 4. MPC5553 Block Diagram



LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 5. MPC5554 Block Diagram



LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 6. MPC5561 Block Diagram



LEGEND

MPC5500 Device Module Acronyms


- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 7. MPC5565 Block Diagram





LEGEND


MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 8. MPC5566 Block Diagram



LEGEND

MPC5500 Device Module Acronyms

- CAN – Controller area network (FlexCAN)
- DSPI – Deserial/serial peripheral interface
- eDMA – Enhanced direct memory access
- eMIOS – Enhanced modular I/O system
- eQADC – Enhanced queued analog/digital converter
- eSCI – Enhanced serial communications interface
- eTPU – Enhanced time processing units
- FMPLL – Frequency modulated phase-locked loop
- SRAM – Static RAM

e200z6 Core Component Acronyms

- DEC – Decrementer
- FIT – Fixed interval timer
- TB – Time base
- WDT – Watchdog timer

Figure 9. MPC5567 Block Diagram

## 2 MPC5500 Family Comparison

**Table 1. MPC5500 Family Members**

MPC5500 Device	MPC5533	MPC5534	MPC5553	MPC5554	MPC5561	MPC5565	MPC5566	MPC5567	
Power Core	e200z3	e200z3	e200z6	e200z6	e200z6	e200z6	e200z6	e200z6	
Variable Length Instruction Support	Yes	Yes	No	No	Yes	Yes	Yes	Yes	
Cache	None	None	8 Kbyte Unified <sup>1</sup>	32 Kbyte Unified <sup>2</sup>	32 Kbyte Unified <sup>3</sup>	8 Kbyte Unified <sup>1</sup>	32 Kbyte Unified <sup>3</sup>	8 Kbyte Unified <sup>1</sup>	
Memory Management Unit (MMU)	16 entry	16 entry	32 entry	32 entry	32 entry	32 entry	32 entry	32 entry	
Crossbar	4x5	4x5	4x5	3x5	4x6	3 <sup>4</sup> x5	4x5	5x5	
Core Nexus	Class 3+ (NZ3C3)	Class 3+ (NZ3C3)	Class 3+ (NZ6C3)	Class 3+ (NZ6C3)	Class 3+ (NZ6C3)	Class 3+ (NZ6C3)	Class 3+ (NZ6C3)	Class 3+ (NZ6C3)	
SRAM	48 Kbyte	64 Kbyte	64 Kbyte	64 Kbyte	192 Kbyte	64 Kbyte	128 Kbyte	80 Kbyte	
Flash	Main Array	768 Kbyte <sup>5</sup>	1 Mbyte <sup>5</sup>	1.5 Mbyte <sup>6</sup>	2 Mbyte <sup>6</sup>	1 Mbyte <sup>6</sup>	2 Mbyte <sup>6</sup>	3 Mbyte <sup>6</sup>	2 Mbyte <sup>6</sup>
	Shadow Block	1 Kbyte	1 Kbyte	1 Kbyte	1 Kbyte	1 Kbyte	1 Kbyte	1 Kbyte	1 Kbyte
External Bus (EBI)	Data Bus	16-bit <sup>7</sup>	16 bit <sup>7</sup>	32 bit <sup>7</sup>	32 bit <sup>7</sup>	32-bit <sup>7</sup>	32-bit <sup>7</sup>	32-bit <sup>7</sup>	32-bit <sup>7</sup>
	Address Bus	24	24	24	24	26 <sup>8</sup>	26 <sup>8</sup>	26 <sup>8</sup>	26 <sup>8</sup>
Calibration Bus	Yes	Yes	Partial	No	Yes	Yes	Yes	Yes	
Direct Memory Access (DMA)	32 channel	32 channel	32 channel	64 channel	32 channel	32 channel	64 channel	32 channel	
DMA Nexus	None	None	Class 3	Class 3	Class 3	Class 3	Class 3	Class 3	
Serial		1	2	2	2	4	2	2	2
	eSCI_A	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	eSCI_B	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	eSCI_C	No	No	No	No	Yes	No	No	No
	eSCI_D	No	No	No	No	Yes	No	No	No
Controller Area Network (CAN)		2	2	2	3	3 <sup>9</sup>	3 <sup>9</sup>	4 <sup>9</sup>	5 <sup>9</sup>
	CAN_A	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf
	CAN_B	No	No	No	64 buf	No	64 buf	64 buf	64 buf
	CAN_C	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf	64 buf
	CAN_D	No	No	No	No	No	No	64 buf	64 buf
	CAN_E	No	No	No	No	No	No	No	64 buf
SPI		2	3	3	4	3	3	4	3
	DSPI_A	No	No	No	Yes	No	No	Yes	No
	DSPI_B	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	DSPI_C	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	DSPI_D	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes
eMIOS	0 channel	24 channel	24 channel	24 channel	24 channel	24 channel	24 channel	24 channel	

**Table 1. MPC5500 Family Members (continued)**

MPC5500 Device	MPC5533	MPC5534	MPC5553	MPC5554	MPC5561	MPC5565	MPC5566	MPC5567
eTPU	32 channel	32 channel	32 channel	64 channel	0 channel	32 channel	64 channel	32 channel
eTPU_A	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes
eTPU_B	No	No	No	Yes	No	No	Yes	No
Code Memory	12 Kbyte	12 Kbyte	12 Kbyte	16 Kbyte	0 Kbyte	12 Kbyte	20 Kbyte	12 Kbyte
Parameter RAM	2.5 Kbyte	2.5 Kbyte	2.5 Kbyte	3 Kbyte	0 Kbyte	2.5 Kbyte	4 Kbyte	2.5 Kbyte
Nexus	Class 3	Class 3	Class 3	Class 3	No	Class 3	Class 3	Class 3
Interrupt Controller	178 channel	210 channel	210 channel	300 channel	231 channel	231 channel	329 channel	281 channel
Analog to Digital Converter (eQADC)	40 channel	40 channel	40 channel	40 channel	40 channel	40 channel	40 channel	40 channel
ADC_0	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ADC_1	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Fast Ethernet Controller (FEC)	No	No	Yes <sup>10</sup>	No	No	No	Yes <sup>10</sup>	Yes <sup>11</sup>
FlexRay	No	No	No	No	Yes	No	No	Yes
FlexRay Nexus	No	No	No	No	Class 3	No	No	Class 3
Phase Lock Loop (PLL)	FM	FM	FM	FM	FM	FM	FM	FM
Maximum System Frequency <sup>12</sup>	80 MHz	80 MHz	132 MHz	132 MHz	132 MHz	132 MHz	132 MHz	132 MHz
Crystal Range	8–20 MHz	8–20 MHz	8–20 MHz	8–20 MHz	8–40 MHz	8–20 MHz	8–20 MHz	8–40 MHz
Voltage Regulator Controller (VRC)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

NOTES:

- <sup>1</sup> 2-way associative
- <sup>2</sup> 8-way associative
- <sup>3</sup> 4-way or 8-way associative
- <sup>4</sup> The actual crossbar is implemented as a 5x5 crossbar with two unused ports
- <sup>5</sup> 16-byte flash page size for programming
- <sup>6</sup> 32-byte flash page size for programming
- <sup>7</sup> May not be externally available in some package configurations
- <sup>8</sup> Either ADDR[8:31] or ADDR[6:29] can be selected.
- <sup>9</sup> Updated FlexCAN module with optional individual receive filters
- <sup>10</sup> The FEC signals are shared with data bus pins DATA[16:31]
- <sup>11</sup> The FEC signals are shared with the calibration bus
- <sup>12</sup> Initial automotive temperature range qualification

### 3 MPC5500 Family Memory Map

This section describes the memory map for the MPC5500 devices discussed in this document. All addresses in the device, including those that are reserved, are identified in the tables. The addresses represent the physical addresses assigned to each IP module. Logical addresses are translated by the memory management unit (MMU) into physical addresses.

Under software control of the MMU, the logical addresses allocated to IP blocks may be changed on a minimum of a 4-Kbyte boundary. Peripheral blocks may be redundantly mapped. The customer must use the MMU to prevent corruption.

Table 2 shows a detailed memory map.

**Table 2. Detailed MPC5500 Family Memory Map**

Address Range <sup>1</sup>	Allocated Size	Used Size	Use	MPC5532	MPC5533	MPC5534	MPC5553	MPC5554	MPC5561	MPC5565	MPC5566	MPC5567
0x0000_0000–0x000B_FFFF	768 Kbyte	768 Kbyte	Flash Array	√	√	√	√	√	√	√	√	√
0x000C_0000–0x000F_FFFF	256 Kbyte	256 Kbyte	Flash Array	√		√	√	√	√	√	√	√
0x0010_0000–0x0017_FFFF	512 Kbyte	512 Kbyte	Flash Array				√	√		√	√	√
0x0018_0000–0x001F_FFFF	512 Kbyte	512 Kbyte	Flash Array					√		√	√	√
0x0020_0000–0x002F_FFFF	1 Mbyte	1 Mbyte	Flash Array								√	
0x0030_0000–0x00FF_FBFF	~13 Mbyte	N/A	Reserved									
0x00FF_FC00–0x00FF_FFFF	1024 bytes	1024 bytes	Flash Shadow Block	√	√	√	√	√	√	√	√	√
0x0100_0000–0x1FFF_FFFF	496 Mbyte	2 Mbyte	Emulation Mapping of Flash Array	√	√	√	√	√	√	√	√	√
0x2000_0000–0x3FFF_FFFF	512 Mbyte	N/A	External Memory	√	√	√	√	√	√	√	√	√
0x4000_0000–0x4000_7FFF	32 Kbyte	32 Kbyte	SRAM Array, Standby Powered	√	√	√	√	√	√	√	√	√
0x4000_8000–0x4000_BFFF	16 Kbyte	16 Kbyte	SRAM Array	√	√	√	√	√	√	√	√	√
0x4000_C000–0x4000_FFFF	16 Kbyte	16 Kbyte	SRAM Array			√	√	√	√	√	√	√
0x4001_0000–0x4001_3FFF	16 Kbyte	16 Kbyte	SRAM Array						√		√	√
0x4001_4000–0x4001_FFFF	48 Kbyte	48 Kbyte	SRAM Array						√		√	
0x4002_0000–0x4002_FFFF	64 Kbyte	64 Kbyte	SRAM Array						√			
0x4003_0000–0x9FFF_FFFF	(<15 Gb)	N/A	Reserved									
0xA000_0000–0xBFFF_FFFF	512 Mbyte	256 Mbyte	Parallel Digital Interface						√			
Bridge A Peripherals												
0xC000_0000–0xC3EF_FFFF	63 Mbyte	N/A	Reserved									
0xC3F0_0000–0xC3F0_3FFF	16 kbyte	16 kbyte	Bridge A Registers	√	√	√	√	√	√	√	√	√
0xC3F0_4000–0xC3F7_FFFF	496 Kbyte	N/A	Reserved									
0xC3F8_0000–0xC3F8_3FFF	16 Kbyte	20 kbyte	FMPLL	√	√	√	√	√	√	√	√	√
0xC3F8_4000–0xC3F8_7FFF	16 Kbyte	48 Kbyte	External Bus Interface (EBI) Configuration	√	√	√	√	√	√	√	√	√
0xC3F8_8000–0xC3F8_BFFF	16 Kbyte	28 Kbyte	Flash Configuration	√	√	√	√	√	√	√	√	√
0xC3F8_C000–0xC3F8_FFFF	16 Kbyte	N/A	Reserved									
0xC3F9_0000–0xC3F9_3FFF	16 Kbyte	2.5 Kb	System Integration Unit (SIU)	√	√	√	√	√	√	√	√	√
0xC3F9_4000–0xC3F9_FFFF	48 Kbyte	N/A	Reserved									
0xC3FA_0000–0xC3FA_3FFF	16 Kbyte	1056	Modular Timer System (eMIOS)	√		√	√	√	√	√	√	√
0xC3FA_4000–0xC3FA_7FFF	16 Kbyte	1056	Modular Timer System (eMIOS_B) <sup>3</sup>									
0xC3FA_8000–0xC3FB_FFFF	96 Kbyte	N/A	Reserved									
0xC3FC_0000–0xC3FC_3FFF	16 Kbyte	3 Kbyte	Enhanced Time Processing Unit (eTPU) Registers	√	√	√	√	√		√	√	√
0xC3FC_4000–0xC3FC_7FFF	16 Kbyte	N/A	Reserved									

Table 2. Detailed MPC5500 Family Memory Map (continued)

Address Range <sup>1</sup>	Allocated Size	Used Size	Use	MPC5532	MPC5533	MPC5534	MPC5553	MPC5554	MPC5561	MPC5565	MPC5566	MPC5567	
0xC3FC_8000–0xC3FC_09FF	16 Kbyte	2.5 Kbyte	eTPU Shared Data Memory (Parameter RAM)	√	√	√	√	√		√	√	√	
0xC3FC_8A00–0xC3FC_8BFF		0.5 Kbyte							√			√	
0xC3FC_8C00–0xC3FC_8FFF		1 Kbyte										√	
0xC3FC_9000–0xC3FC_BFFF				eTPU Parameter RAM Reserved									
0xC3FC_C000–0xC3FC_FFFF	16 Kbyte	3 Kbyte	eTPU Shared Data Memory (Parameter RAM) mirror	√	√	√	√	√		√	√	√	
0xC3FD_0000–0xC3FD_2FFF	20 Kbyte	12 Kbyte	eTPU Shared Code RAM (12K,16K, or 20K)	√	√	√	√	√		√	√	√	
0xC3FD_3000–0xC3FD_3FFF		4 Kbyte							√			√	
0xC3FD_4000–0xC3FD_4FFF		4 Kbyte										√	
0xC3FD_5000–0xC3FF_7FFF	156 Kbyte	N/A	Reserved										
0xC3FF_8000–0xC3FF_BFFF	16 Kbyte	N/A	Reserved										
0xC3FF_C000–0xC3FF_FFFF	16 Kbyte	N/A	Reserved										
0xC400_0000–0xDFFF_FFFF	(448 Mbyte)	N/A	Reserved										
Bridge B Peripherals													
0xE000_0000–0xFBFF_FFFF	(448 Mbyte)	N/A	Reserved										
0xFC00_0000–0xFFEF_FFFF	63 Mbyte	N/A	Reserved										
0xFFF0_0000–0xFFF0_3FFF	16 Kbyte	N/A	Bridge B Registers	√	√	√	√	√	√	√	√	√	
0xFFF0_4000–0xFFF0_7FFF	16 Kbyte	N/A	Crossbar (XBAR)	√	√	√	√	√	√	√	√	√	
0xFFF0_8000–0xFFF0_FFFF	32 Kbyte	N/A	Reserved										
0xFFF1_0000–0xFFF3_FFFF	192 Kbyte	N/A	Reserved										
0xFFF4_0000–0xFFF4_3FFF	16 Kbyte	N/A	ECSM	√	√	√	√	√	√	√	√	√	
0xFFF4_4000–0xFFF4_7FFF	16 Kbyte	N/A	DMA Controller 2 (eDMA)	√	√	√	√	√	√	√	√	√	
0xFFF4_8000–0xFFF4_BFFF	16 Kbyte	N/A	Interrupt Controller (INTC)	√	√	√	√	√	√	√	√	√	
0xFFF4_C000–0xFFF4_C3FF	1 Kbyte	N/A	Fast Ethernet Controller (FEC) <sup>2</sup>				√				√	√	
0xFFF4_C400–0xFFF4_FFFF	15 Kbyte	N/A	Reserved										
0xFFF5_0000–0xFFF7_FFFF	192 Kbyte	N/A	Reserved										
0xFFF8_0000–0xFFF8_3FFF	16 Kbyte	164	Enhanced Queued Analog-to-Digital Converter (eQADC)	√	√	√	√	√	√	√	√	√	
0xFFF8_4000–0xFFF8_7FFF	16 Kbyte	164	Enhanced Queued Analog-to-Digital Converter (eQADC_B) <sup>3</sup>										
0xFFF8_8000–0xFFF8_FFFF	32 Kbyte	N/A	Reserved										
0xFFF9_0000–0xFFF9_3FFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_A)					√			√		
0xFFF9_4000–0xFFF9_7FFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_B)			√	√	√	√	√	√	√	
0xFFF9_8000–0xFFF9_BFFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_C)	√	√	√	√	√	√	√	√	√	
0xFFF9_C000–0xFFF9_FFFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_D)	√	√	√	√	√	√	√	√	√	

Table 2. Detailed MPC5500 Family Memory Map (continued)

Address Range <sup>1</sup>	Allocated Size	Used Size	Use	MPC5532	MPC5533	MPC5534	MPC5553	MPC5554	MPC5561	MPC5565	MPC5566	MPC5567
0xFFFFA_0000–0xFFFFA_3FFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_E) <sup>3</sup>									
0xFFFFA_4000–0xFFFFA_7FFF	16 Kbyte	200	Deserial Serial Peripheral Interface (DSPI_F) <sup>3</sup>									
0xFFFFA_8000–0xFFFFA_FFFF	32 Kbyte	N/A	Reserved									
0xFFFFB_0000–0xFFFFB_3FFF	16 Kbyte	44	Serial Communications Interface (SCI_A)	√	√	√	√	√	√	√	√	√
0xFFFFB_4000–0xFFFFB_7FFF	16 Kbyte	44	Serial Communications Interface (SCI_B)	√		√	√	√	√	√	√	√
0xFFFFB_8000–0xFFFFB_BFFF	16 Kbyte	44	Serial Communications Interface (SCI_C)						√			
0xFFFFB_C000–0xFFFFC_FFFF	16 Kbyte	44	Serial Communications Interface (SCI_D)						√			
0xFFFFC_0000–0xFFFFC_3FFF	16 Kbyte	1152	Controller Area Network (FlexCAN_A)	√	√	√	√	√	√	√	√	√
0xFFFFC_4000–0xFFFFC_7FFF	16 Kbyte	1152	Controller Area Network (FlexCAN_B)					√		√	√	√
0xFFFFC_8000–0xFFFFC_BFFF	16 Kbyte	1152	Controller Area Network (FlexCAN_C)		√	√	√	√	√	√	√	√
0xFFFFC_C000–0xFFFFC_FFFF	16 Kbyte	1152	Controller Area Network (FlexCAN_D)								√	√
0xFFFFD_0000–0xFFFFD_3FFF	16 Kbyte	1152	Controller Area Network (FlexCAN_E)									√
0xFFFFD_4000–0xFFFFD_FFFF	48 Kbyte	N/A	Reserved									
0xFFFFE_0000–0xFFFFE_3FFF	16 Kbyte	2 kbyte	FlexRay						√			√
0xFFFFE4000–0xFFFFE_7FFF	16 Kbyte		Reserved									
0xFFFFE_8000–0xFFFFE_BFFF	16 Kbyte		Parallel Digital Interface						√			
0xFFFFF_C000–0xFFFFF_FFFF <sup>4</sup>	16 Kbyte	16 Kbyte	Boot Assist Module (BAM)	√	√	√	√	√	√	√	√	√

NOTES:

- <sup>1</sup> If allocated size is greater than used size, the base address for the module is the lowest address of the listed address range, unless noted otherwise.
- <sup>2</sup> The fast Ethernet controller (FEC) uses different pins on the MPC5553/MPC5566 and the MPC5567.
- <sup>3</sup> Reserved for future compatibility. No device is currently defined that uses these regions.
- <sup>4</sup> BAM address range is configured so that 4 kbytes BAM occupies 0xFFFFF\_F000-0xFFFFF\_FFFF.

## 4 Package Options

The members of the MPC5500 family are all pin-compatible, but the different devices are available in a range of packages. Not all features are available in the smaller packages or on all devices.

**Table 3. Device Package Options**

Device	208 MAPBGA <sup>1</sup>	324 PBGA	416 PBGA	496 CSP <sup>2</sup>	Calibration Bus
MPC5533	Yes <sup>3,4</sup>	No <sup>7</sup>	No	Yes	Yes
MPC5534	Yes <sup>3,4</sup>	Yes <sup>3</sup>	No	Yes	Yes
MPC5553	Yes <sup>4</sup>	Yes <sup>3</sup>	Yes <sup>5</sup>	Yes	Partial <sup>6</sup>
MPC5554	No	No	Yes <sup>3</sup>	Yes	No
MPC5561	No	Yes	No	No	No
MPC5565	No <sup>7</sup>	Yes <sup>3,4</sup>	No <sup>4,7</sup>	Yes	Yes
MPC5566	No	No	Yes <sup>3</sup>	Yes	Yes
MPC5567	No <sup>7</sup>	Yes <sup>4</sup>	Yes <sup>3,5</sup>	Yes	Yes
Nexus port availability	4-bit MDO Only	4 or 12-bit MDO	4 or 12-bit MDO	4 or 12-bit MDO	
Bus availability	None (OE and CS0 available for GPIO)	16-bit data / 20-bit address 4 chip selects <sup>8</sup>	32-bit data / 24/26-bit address 4 chip selects	32-bit data / 24/26-bit address 4 chip selects	
Calibration bus availability	None	None	None	16-bit data / 21/19-bit address 1/3 chip selects	
Analog channels	34	40	40	40	
Ethernet available <sup>9</sup>	No	No	Yes	—	

**NOTES:**

- <sup>1</sup> The 208 MAPBGA package is not available through distribution. If demand warrants, consult factory on availability.
- <sup>2</sup> The VertiCal CSP package is a 496 ball device mounted on a sub-assembly to fit into the 208, 324, or 416 ball footprint. It is not available as a standalone packaged device.
- <sup>3</sup> Predominate package. Though all packages may be available, the predominate package is the package in which most of the volume deliveries are expected.
- <sup>4</sup> Not available to distribution customers.
- <sup>5</sup> Predominate package for Ethernet use.
- <sup>6</sup> The MPC5553 lose use of 16 data bus signals in the 416 ball sub-assembly for the calibration data bus. The address bus is shared between the calibration bus and the normal system bus. Note: the fast Ethernet controller (FEC) requires these same 16 data bus signals on this devices. On the MPC5567, the FEC is shared with the calibration bus.
- <sup>7</sup> Depending on demand, consult factory for availability.
- <sup>8</sup> Up to 24 bits of address with zero chip selects can optionally be selected.
- <sup>9</sup> On devices that include Ethernet only.




# 4.1 416 PBGA Ball Maps

## 4.1.1 MPC5554/MPC5566

Figure 10 is a pinout for the MPC5554/MPC5566 416 PBGA package, Revision A.

**NOTE:**

On the MPC5554, Ball J23 is VDDEH6. On the MPC5566, ball J23 is VDDEH10.



Note: NC No connect. AC22 & AD23 reserved

Figure 10. MPC5554/MPC5566 416 PBGA Ball Map Diagram

## 4.1.2 MPC5553

Figure 11 is a pinout for the MPC5553 416 PBGA package. The MPC5553 and the MPC5554/MPC5565/MPC5566 are pin-compatible; however, the MPC5553 ball map is shown here to highlight the balls not connected to any signal on the MPC5553 (the eTPUB[0:31] and TSIZ[0:1]). The alternate Ethernet signals that are multiplexed with the data bus are not shown for the MPC5553.

### NOTE

Some pins have names that include functions unavailable on all family members. For example, ball R25 of the 416 BGA package is named ‘SINA’, but the MPC5553 does not have a DSPI\_A module. In this case, the SINA pin can only be used for its alternate functions of GPIO94 or PCSC2. See the specific device reference manual for functions available on each device in the family.

If the MPC5534 were available in the 416 PBGA package, then it would also be missing the following signals:  $\overline{WE2}$ ,  $\overline{WE3}$ , ADDR[8:11], and  $\overline{TEA}$ .




Figure 11. MPC5553 416 PBGA Ball Map Diagram

### 4.1.3 MPC5567

Figure 11 is a pinout for the MPC5567 416 PBGA package. The MPC5567 and the MPC5553/MPC5554 are pin-compatible; however, the MPC5567 ball map is shown here to highlight the balls not connected to any signals and the balls used for Ethernet.




Figure 12. MPC5567 416 PBGA Ball Map Diagram

**NOTE**

Ball Y25 changes from VRCVSS on all other MPC5500 devices (currently defined) to PLLCFG2 on the MPC5567. PLLCFG2 is required to support a 40-MHz clock option for the FlexRay.

## 4.2 324 PBGA Ball Maps

### 4.2.1 MPC5533/MPC5534/MPC5553/MPC5561/MPC5565

Figure 13 is a pinout for the MPC5533/MPC5534/MPC5553/MPC5561/MPC5565 324 PBGA package.




Figure 13. MPC5533/MPC5534/MPC5553/MPC5565 324 PBGA Ball Map Diagram

On the MPC5561 and MPC5567 ball T21 is PLLCFG2 instead of VRCVSS. PLLCFG2 is required to support a 40 MHz clock option for the FlexRay.

## 4.3 208 MAP BGA Ball Map

### 4.3.1 MPC5533/MPC5534/MPC5553/MPC5565/MPC5566/MPC5567

Figure 14 is a pinout for the MPC5533/MPC5534/MPC5553/MPC5565/MPC5567 208 MAP PBGA package.

#### NOTE

VDDEH10 and VDDEH6 are connected internally on the 208-ball package and are listed as VDDEH6.




Figure 14. MPC5534/MPC5553/MPC5565/MPC5567 208 PBGA Ball Map Diagram

# Appendix A: Revision History

Table 4 is a revision history for this document.

**Table 4. Revision History**

Revision Number	Substantive Changes
0	Initial release.
A.1	<ul style="list-style-type: none"> <li>• Added <a href="#">Section 11, "MPC5554 Evaluation Board Availability."</a> (now removed)</li> <li>• Changed TCRCLKB(IRQ6) to TCRCLKA(IRQ) in <a href="#">Table 16.</a>(now removed)</li> <li>• Changed NC to eTPUB24 and NC to TCRCLKB in <a href="#">Table 17.</a>(now removed)</li> </ul>
A.4	<ul style="list-style-type: none"> <li>• First Confidential release for customers.</li> </ul>
A.5	<ul style="list-style-type: none"> <li>• Added MPC5566. Corrected memory map for MPC5565 and MPC5567 showing flash size and eTPU shared RAM size.</li> <li>• Corrected MPC5565 and MPC5567 block diagrams - only 1 eTPU each.</li> <li>• Re-ordered the block diagrams and tables to put into devices into numeric order, instead of introduction order.</li> <li>• Added place holder for MPC557x future devices in the device roadmap.</li> <li>• Added MPC5533 block diagram.</li> <li>• L2 SRAM renamed just SRAM.</li> <li>• Corrected SINA ball number in <a href="#">Section 4.1.2.</a></li> <li>• Modified ordering of device introduction schedules in <a href="#">Figure 1 MPC5500 roadmap figure.</a></li> <li>• Added cache associativity to <a href="#">Table 1</a></li> <li>• Renamed all pinout diagrams to ball map diagrams for consistency.</li> <li>• Removed eMIOS on MPC5533. Corrected eDMA channels on MPC5533, MPC5534, MPC5565, MPC5567. Corrected number of interrupt channels in <a href="#">Table 1.</a></li> <li>• Corrected FlexCAN memory map for MPC5533, MPC5534, and MPC5553 in <a href="#">Table 2.</a></li> <li>• MPC5567 ball map updated for VDDE13.</li> <li>• Cache associativity added to feature table.</li> <li>• Review comment - MPC5566 has 64 eTPU channels.</li> <li>• Updated introduction paragraph to reference all parts covered in this document.</li> <li>• Changed MPC5567 SRAM size to 80K from 64K for revision A of the MPC5567.</li> </ul>

**Table 4. Revision History (continued)**

Revision Number	Substantive Changes
A.6	<ul style="list-style-type: none"> <li>Changed MPC5565 416 BPGA package to consult factory—tooling based on forecasted demand. Notes added to 208 MAPBGA and some other configurations that they will not be available through the distribution channel.</li> </ul>
A.6.1	<ul style="list-style-type: none"> <li>Reviewed by BB, LW, and VG. Editorial and formatting edits by AE. Figures redrawn.</li> </ul>
0	<ul style="list-style-type: none"> <li>First Public Release</li> </ul>
1	<ul style="list-style-type: none"> <li>Removed second ADC from MPC5533 block diagram (Figure 2).</li> <li>Updated package availability for family. On package options that were previously as Yes (available) with the footnotes 4 (Not available to distribution customers) or 7 (Depending on demand, consult factory) changed to “No - consult factory for availability”.</li> <li>Corrected Ball J23 (VDDEH10) on 416 MPC5553, MPC5566, and MPC5567 Ball Map.</li> <li>Corrected VDDEH10 on 324 (H19) ball maps.</li> <li>Corrected eTPUA6 (ball L3) in the 208 MAPBGA (Figure 14).</li> <li>Added MPC5561 to family comparison (Table 1) and memory map (Table 2). Added MPC5561 block diagram.</li> <li>Added note on MPC5565 crossbar size in comparison table (Table 1) to indicate that there are 5 ports with 2 unused.</li> <li>Updated references from PowerPC to Power.</li> <li>Added reference for PLLCFG2 for the 324 Ball Map for the MPC5567 and MPC5561.</li> <li>Updated roadmap timing, including the MPC5561 part number, added MPC5510 Family.</li> <li>Deleted 324 package options for MPC5533. Small editorial and formatting edits by SF.</li> </ul>

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

The described product is a PowerPC microprocessor core. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.