Design Files
2 design files
-
Models
IBIS models for LPC29xx
-
Symbols and Footprints
LPC2xxx ORCAD symbols
The LPC2926/2927/2929 combine an ARM968E-S CPU core with two integrated TCM blocks operating at frequencies of up to 125 MHz, Full-speed USB 2.0 OTG and device controller, CAN and LIN, 56 kB SRAM, up to 768 kB flash memory, external memory interface, three 10-bit ADCs, and multiple serial and parallel interfaces in a single chip targeted at consumer, industrial and communication markets. To optimize system power consumption, the LPC2926/2927/2929 has a very flexible Clock Generation Unit (CGU) that provides dynamic clock gating and scaling.
| | | | | |
---|---|---|---|---|---|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
Quick reference to our documentation types.
1-5 of 11 documents
There are no results for this selection.
Please wait while your secure files are loading.
1-5 of 11 documents
2 design files
Please wait while your secure files are loading.
2 design files