Data Sheet (1)
-
48 kHz IEC 60958 audio DAC[UDA1352TS]
Package Information (1)
Supporting Information (1)
-
Footprint for reflow soldering[SSOP-TSSOP-VSO-REFLOW]
Sign in for a personalized NXP experience.
The UDA1352TS is a single-chip IEC 60958 audio decoder with an integrated stereo DAC employing bitstream conversion techniques.
A lock indication signal is available on pin LOCK, indicating that the IEC 60958 decoder is locked. A separate pin PCMDET is available to indicate whether or not the PCM data is applied to the input.
By default, the DAC output is muted when the decoder is out-of-lock. However, this setting can be overruled in the L3-bus or I²C-bus mode.
The UDA1352TS has IEC 60958 input to the DAC only and is in SSOP28 package.
Besides the UDA1352TS, the UDA1352HL is also available. The UDA1352HL is the full featured version in LQFP48 package.
1 result
Exclude 1 NRND
Part | CAD Model | Package Type | Status | Product description | Input formats | Output formats | Control Interface | T[min] - [max] | Resolution [max] | Sampling rate [min] - [max] | Power dissipation [Typ] | DAC SNo [Typ] (dB) |
---|---|---|---|---|---|---|---|---|---|---|---|---|
SSOP28 | No Longer Manufactured | Stereo 48 kHz SPDIF audio DAC | SPDIF (IEC 60958) | Analog | I2C, L3, Static | -40 - +85 | 24 | 28 - 55 | 38 | 100 |
Quick reference to our documentation types.
3 documents
Compact List
There are no results for this selection.
Please wait while your secure files are loading.
3 documents
Compact List
Receive the full breakdown. See the product footprint and more in the eCad file.
There are no recently viewed products to display.
Help us improve your experience on our site. We invite you to take our five-question survey.