Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
- No Longer Manufactured
- SC16C2550B
5 V, 3.3 V and 2.5 V Dual UART, 5 Mbit/s (max.), with 16 B FIFOs
- This page contains information on a product that is no longer manufactured (discontinued). Specifications and information herein are available for historical reference only.
The SC16C2550B is a two channel Universal Asynchronous Receiver and Transmitter (UART) used for serial data communications. Its principal function is to convert parallel data into serial data and vice versa. The UART can handle serial data rates up to 5 Mbit/s.
The SC16C2550B is pin compatible with the ST16C2550. It will power-up to be functionally equivalent to the 16C2450. The SC16C2550B provides enhanced UART functions with 16-byte FIFOs, modem control interface, DMA mode data transfer. The DMA mode data transfer is controlled by the FIFO trigger levels and the RXRDYn and TXRDYn signals. On-board status registers provide the user with error indications and operational status. System interrupts and modem control features may be tailored by software to meet specific user requirements. An internal loopback capability allows on-board diagnostics. Independent programmable baud rate generators are provided to select transmit and receive baud rates.
The SC16C2550B operates at 5 V, 3.3 V and 2.5 V and the industrial temperature range, and is available in plastic PLCC44, LQFP48, DIP40 and HVQFN32 packages.
Product Details
Features
Key Features
- 2 channel UART
- 5 V, 3.3 V and 2.5 V operation
- 5 V tolerant on input only pins
- Industrial temperature range
- Pin and functionally compatible to 16C2450 and software compatible with INS8250, SC16C550
- Up to 5 Mbit/s data rate at 5 V and 3.3 V and 3 Mbit/s at 2.5 V
- 16-byte transmit FIFO to reduce the bandwidth requirement of the external CPU
- 16-byte receive FIFO with error flags to reduce the bandwidth requirement of the external CPU
- Independent transmit and receive UART control
- Four selectable receive FIFO interrupt trigger levels
- Software selectable baud rate generator
- Standard asynchronous error and framing bits (Start, Stop and Parity Overrun Break)
- Transmit, receive, line status and data set interrupts independently controlled
- False start-bit detection
- Complete status reporting capabilities
- 3-state output TTL drive capabilities for bidirectional data bus and control bus
- Line break generation and detection
- Internal diagnostic capabilities. Loopback controls for communications link fault isolation
- Prioritized interrupt system controls
- Modem control functions (CTS, RTS, DSR, DTR, RI, DCD)
Fully Programmable Character Formatting
- 5-bit, 6-bit, 7-bit or 8-bit characters
- Even, odd or no-parity formats
- 1, 1 1/2 or 2-stop bit
- Baud generation (DC to 5 Mbit/s)
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
1-5 of 13 documents
-
Application Note
Application of UART in GPS navigation system
-
Application Note
SC16CXXXB baud rate deviation tolerance
-
Application Note
AN10319
-
Application Note
UART to Bluetooth interfacing
