Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
PTN3460/PTN3460I - Commercial and Industrial E(DP) to LVDS Bridge IC
PTN3460 is an (embedded) DisplayPort to LVDS bridge device that enables connectivity between an (embedded) DisplayPort (eDP) source and LVDS display panel. It processes the incoming DisplayPort (DP) stream, performs DP to LVDS protocol conversion and transmits processed stream in LVDS format.
PTN3460 has two high-speed ports: Receive port facing DP Source (for example, CPU/GPU/chip set), Transmit port facing the LVDS receiver (for example, LVDS display panel controller). The PTN3460 can receive DP stream at link rate 1.62 Gbit/s or 2.7 Gbit/s and it can support 1-lane or 2-lane DP operation. It interacts with DP source via DP Auxiliary (AUX) channel transactions for DP link training and setup.
It supports single bus or dual bus LVDS signaling with color depths of 18 bits per pixel or 24 bits per pixel and pixel clock frequency up to 112 MHz. The LVDS data packing can be done either in VESA or JEIDA format. Also, the DP AUX interface transports I²C-over-AUX commands and support EDID-DDC communication with LVDS panel. To support panels without EDID ROM, the PTN3460 can emulate EDID ROM behavior avoiding specific changes in system video BIOS.
PTN3460 provides high flexibility to optimally fit under different platform environments. It supports three configuration options: multi-level configuration pins, DP AUX interface, and I²C-bus interface.
PTN3460 can be powered by either 3.3 V supply only or dual supplies (3.3 V / 1.8 V) and is available in the HVQFN56 7 mm x 7 mm package with 0.4 mm pitch.
Product Details
Features
Device
- Embedded microcontroller and on-chip Non-Volatile Memory (NVM) allow for flexibility in firmware updates
- LVDS panel power-up (/down) sequencing control
- Firmware controlled panel power-up (/down) sequence timing parameters
- No external timing reference needed
-
EDID ROM emulation to support panels with no EDID ROM. Emulation ON/OFF is set via configuration pin CFG4
- Supports EDID structure v1.3
- On-chip EDID emulation up to seven different EDID data structures
- eDP complying PWM signal generation or PWM signal pass through from eDP source
DisplayPort Receiver
- Compliant to DP v1.2a and v1.1a
- Compliant to eDP v1.2 and v1.1
- Supports Main Link operation with one or two lanes (select through configuration pin CFG3)
- Supports Main Link rate: Reduced Bit Rate (1.62 Gbit/s) and High Bit Rate (2.7 Gbit/s)
-
Supports 1 Mbit/s AUX channel
- Supports Native AUX and I²C-over-AUX transactions
- Supports down spreading to minimize EMI
- Integrated 50 Ω termination resistors provide impedance matching on both Main Link lanes and AUX channel
- High performance Auto Receive Equalization enabling optimal channel compensation, device placement flexibility and power saving at CPU/GPU
- Supports eDP authentication options: Alternate Scrambler Seed Reset (ASSR) and Alternate Framing
- Supports Full Link training
- Supports DisplayPort symbol error rate measurements
-
Supports PCB routing flexibility by programming for:
- AUX P/N swapping
- DP Main Link P/N swapping
LVDS Transmitter
- Compatible with ANSI/TIA/EIA-644-A-2001 standard
- Supports RGB data packing as per JEIDA and VESA data formats
- Supports pixel clock frequency from 6 MHz to 112 MHz
- Supports single LVDS bus operation up to 112 mega pixels per second
- Supports dual LVDS bus operation up to 224 mega pixels per second
- Supports color depth options: 18 bpp, 24 bpp
- Programmable center spreading of pixel clock frequency to minimize EMI
- Supports 1920 x 1200 at 60 Hz resolution in dual LVDS bus mode
- Programmable LVDS signal swing to pre-compensate for channel attenuation or allow for power saving
-
Supports PCB routing flexibility by programming for:
- LVDS bus swapping
- Channel swapping
- Differential signal pair swapping
- Supports Data Enable polarity programming
- DDC control for EDID ROM access; I²C-bus interface up to 400 kbit/s
Control and System
-
Device programmability
- Multi-level configuration pins enabling wider choice
- I²C-bus target interface supporting Standard-mode (100 kbit/s) and Fast-mode (400 kbit/s)
-
Power management
- Low-power state: DP AUX command-based Low-power mode (SET POWER)
- Deep power-saving state via a dedicated pin
General
-
Power supply: with on-chip regulator
- 3.3 V ± 10 % (integrated regulator switched on)
- 3.3 V ± 10 %, 1.8 V ± 5 % (integrated regulator switched off)
- ESD: 8 kV HBM, 1 kV CDM
- Operating temperature range: -40°C to +85°C
- HVQFN56 package 7 mm x 7 mm, 0.4 mm pitch; exposed center pad for thermal relief and electrical ground
PTN3460I Additional Features
- Configurable CFG3 for to DP one or two lanes selection
- Configurable CFG4 for EDID ROM emulation ON/OFF selection
- Industrial temperature range -40°C to 85°C.
Product Longevity Program
- This product is included in the NXP Product Longevity program ensuring a stable supply of products for your embedded designs. The PTN3460IBS/F2 is included in the 15-year program.
Part numbers include: PTN3460BS, PTN3460IBS.
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
1-5 of 7 documents
-
Data Sheet
eDP to LVDS bridge IC
-
Application Note
PTN3460 power-up reset requirement
Design Resources
Hardware
Quick reference to our
board types.
1 hardware offering
-
Evaluation and Development BoardsEvaluation/Demonstration Board for PTN3460/3460I
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
-
Independent Design House (IDH)
Hardware Design Services
-
Independent Design House (IDH)
Embedded Software Design
To find additional partner offerings that support this product, visit our Partner Marketplace.