8-Bit LVTTL-to-GTL Transceiver | NXP Semiconductors

8-Bit LVTTL-to-GTL Transceiver

See product image

Product Details

Block Diagram

GTL2018 Block Diagram

GTL2018 Block Diagram

Features

  • Operates as an octal GTL-/GTL/GTL+ sampling receiver or as an LVTTL to GTL-/GTL/GTL+ driver
  • 3.0 V to 3.6 V operation with 5 V tolerant LVTTL input
  • GTL input and output 3.6 V tolerant
  • Vref adjustable from 0.5 V to 0.5VCC
  • Partial power-down permitted
  • Latch-up protection exceeds 100 mA per JESD78
  • ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-CC101
  • AEC-Q100 compliance available
  • Package offered: TSSOP24

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

6 documents

Compact List

Application Note (1)
  • AN10216[AN10216]
Data Sheet (1)
Package Information (1)
Packing Information (1)
Selector Guide (1)
Training Presentation (1)

Design Files

Quick reference to our design files types.

1 design file

Engineering Services

2 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Support

What do you need help with?

Recently viewed products

There are no recently viewed products to display.