i.MX 6QuadPlus Processor - Quad-Core, High-Performance, Advanced 3D Graphics, HD Video, Advanced Multimedia, Arm® Cortex®-A9 Core
Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
S32V2 Processors for Vision, Machine Learning and Sensor Fusion
The S32V234 is a second-generation vision processor family and member of the 64-bit Arm® Cortex®-A53 S32V processors. The S32V234 processor offers an image signal processor (ISP), a powerful 3D graphic processor unit (GPU), dual APEX-2 vision accelerators, automotive-grade reliability, functional safety and security capabilities.
S32V234 processors support computation-intensive ADAS, New Car Assessment Program (NCAP) front camera, object detection and recognition, surround view and automotive and industrial image processing; also, machine learning (ML) and sensor fusion applications.
The S32V234 processor has comprehensive enablement supported by S32 Design Studio IDE for Vision, including a compiler, debugger, Vision SDK, Linux BSP and graph tools.
Product Details
Features
- Quad Cortex-A53 cores running up to 1GHz, Plus M4 core up to 133 MHz
- Dual APEX-2 vision accelerator cores enabled by APEX-CV, the Apex Core Framework and APEX graph tool
- Developed in compliance with ISO 26262 and can support safety application development for IEC 61508 and DO 178
- 3D GPU (GC3000)
- Hardware security encryption on CSE3
- Embedded image sensor processing (ISP) for HDR, color conversion, tone mapping, etc. enabled by ISP graph tool
- MIPI CSI2 and parallel image sensor interfaces
- 4 MB on-chip system RAM with end to end ECC on all memories
- DRAM controller support for DDR3 / DDR3L / LPDDR2
- -40 to 125 °C (junction temperature) operation
- 621 FC-BGA 17 mm x 17 mm, 0.65 mm pitch
Related products
Multi-Channel (4) PMIC for Automotive Applications – 4 High Power, Fit for ASIL B Safety Level
LIN 2.1 / SAEJ2602-2, LIN Physical Layer
Buy/Parametrics
9 results
Include 7 NRND
Part | Order | CAD Model | Core Type | Operating Frequency [Max] (MHz) | SRAM (kB) | External Memory Interface | Low Leakage | Serial Communication | CAN FD | GPU 2D / GPU 3D | Camera Interfaces | GPIO | Ethernet Type | Human Machine Interface | Security Modules | ADC [Number, bits] | Supply Voltage [Min to Max] (V) | Ambient Operating Temperature (Min to Max) (℃) | Junction Temperature (Min to Max) (℃) | Package Type | Package Pitch (mm) | SafeAssure Functional Safety | ASIL Certification | AEC-Q100 Temperature Range |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 x Arm Cortex-M4, 2 x Arm Cortex-A53 | 800 | 3072 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | — | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 2 x Arm Cortex-A53 | 1000 | 3072 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | CSE3 | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 800 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | Y | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | — | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 800 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | Y | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | CSE3 | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 800 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | — | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 1000 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | CSE3 | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 1000 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | — | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 1000 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | CSE3 | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 | |||
1 x Arm Cortex-M4, 4 x Arm Cortex-A53 | 1000 | 4096 | 1 x uSDHC, 2 x DDR3 SDRAM, 2 x LPDDR2 DRAM, 2 x QSPI | N | 1 x PCIe 2.0, 2 x UART, 3 x I²C, 3 x SPI | 2 | GC3000 3D | 1 x ISP, 2 x MIPI-CSI-2, 2 x VIU | 162 | 1 Gbps + IEEE 1588 + AVB | system integration unit lite | CSE3 | 8 x 12 | 0.95 to 1.05 | -40 to 105 | -40 to 125 | FBGA621 | 0.65 | ISO 26262 | up to ASIL B | grade 2 |
Documentation
Quick reference to our documentation types.
1-5 of 19 documents
-
Fact Sheet
S32V Automotive Processor - Fact SheetFeatured
-
Data Sheet
S32V234 Data SheetFeatured
-
Errata
S32V234_1N81U Mask Set ErrataFeatured
1-5 of 19 documents
-
Fact Sheet
S32V Automotive Processor - Fact SheetFeatured
-
Data Sheet
S32V234 Data SheetFeatured
-
Errata
S32V234_1N81U Mask Set ErrataFeatured
Design Resources
Hardware
Quick reference to our
board types.
1-5 of 8 hardware offerings
-
Emulators, Probes, and ProgrammersUniversal Multilink Development Interface
-
Emulators, Probes, and ProgrammersS32 Debug Probe
-
Emulators, Probes, and ProgrammersUniversal Multilink FX High-Speed Development Interface
-
Additional hardware available. View our featured partner solutions.
-
Emulators, Probes, and ProgrammersPEmicro Cyclone programmer
-
Emulators, Probes, and ProgrammersPEmicro Cyclone FX programmer
.jpg?imwidth=300)
Software
Quick reference to our software types.
1-5 of 22 software files
-
Configuration Tools
S32V234 Safe Boot
-
BSPs and Device Drivers
Vision Toolbox for MATLAB®
-
BSPs and Device Drivers
Vision SDK Software
-
Additional software available. View our featured partner solutions.
-
BSPs and Device Drivers
Automotive SW for S32V234 – Linux BSP
-
BSPs and Device Drivers
AUTOSAR 4.2 MCAL (ISO 26262) for S32V234
Note: For better experience, software downloads are recommended on desktop.
.svg?imwidth=300)
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 10 engineering services
-
Independent Design House (IDH)
Schematic Integrity AI Analysis
-
Independent Design House (IDH)
Professional Engineering Services
.svg)
-
Independent Design House (IDH)
HMI - Graphics IP & Services
-
Independent Design House (IDH)
Wind River Professional Services
-
Independent Design House (IDH)
Integration Services
.svg){kind=logo}
To find additional partner offerings that support this product, visit our Partner Marketplace.
Training
1-5 of 12 trainings
-
Additional trainings are available. View our featured partner trainings.