High-Speed CAN/LIN Fail-Safe System Basis Chip | NXP Semiconductors

High-Speed CAN/LIN Fail-Safe System Basis Chip

  • This page contains information on a product that is not recommended for new designs.
More

See product image

Product Details

Block Diagram

UJA1065TW CAN/LIN Fail-Safe SBC

 UJA1065TW CAN/LIN fail-safe sbc

Features

General Features

  • Supports remote flash programming via the CAN-bus
  • Small 6.1 mm × 11 mm HTSSOP32 package with low thermal resistance

Contains a Full Set of CAN and LIN ECU Functions

  • CAN transceiver and LIN transceiver
  • Voltage regulator for the microcontroller (3.3 V or 5.0 V)
  • Separate voltage regulator for the CAN transceiver (5 V)
  • Enhanced window watchdog with on-chip oscillator
  • Serial Peripheral Interface (SPI) for the microcontroller
  • ECU power management system
  • Fully integrated autonomous fail-safe system

Designed for Automotive Applications

  • Supports 14 V and 42 V architectures
  • Excellent ElectroMagnetic Compatibility (EMC) performance
  • ±8 kV ElectroStatic Discharge (ESD) protection Human Body Model (HBM) for off-board pins
  • ±4 kV ElectroStatic Discharge (ESD) protection IEC 61000-4-2 for off-board pins
  • ±60 V short-circuit proof CAN/LIN-bus pins
  • Battery and CAN/LIN-bus pins are protected against transients in accordance with ISO 7637-3
  • Very low sleep current

CAN Transceiver

  • ISO 11898-2 and ISO 11898-5 compliant high-speed CAN transceiver
  • Enhanced error signaling and reporting
  • Partial networking option with global wake-up feature, allows selective CAN-bus communication without waking up sleeping nodes
  • Bus connections are truly floating when power is off
  • SPLIT output pin for stabilizing the recessive bus level

Dedicated Low Dropout Voltage Regulator for the CAN-Bus

  • Independent from microcontroller supply
  • Guarded by CAN-bus failure management
  • Significantly improves EMC performance

LIN Transceiver

  • LIN 2.0 compliant LIN transceiver
  • Enhanced error signaling and reporting
  • Downward compatible with LIN 1.3 and the TJA1020

Power Management

  • Smart operating modes and power management modes
  • Cyclic wake-up capability in Standby and Sleep mode
  • Local wake-up input with cyclic supply feature
  • Remote wake-up capability via the CAN-bus and LIN-bus
  • External voltage regulators can easily be incorporated in the power supply system (flexible and fail-safe)
  • 42 V battery-related high-side switch for driving external loads such as relays and wake-up switches
  • Intelligent maskable interrupt output

Fail-Safe Features

  • Safe and predictable behavior under all conditions
  • Programmable fail-safe coded window and time-out watchdog with on-chip oscillator, guaranteeing autonomous fail-safe system supervision
  • Fail-safe coded 16-bit SPI interface for the microcontroller
  • Global enable pin for the control of safety-critical hardware
  • Rigorous error handling based on diagnostics
  • Supply failure early warning allows critical data to be stored
  • 23 bits of access-protected RAM is available e.g. for logging of cyclic problems
  • Reporting in a single SPI message; no assembly of multiple SPI frames needed
  • Limp-home output signal for activating application hardware in case the system enters Fail-safe mode (e.g. for switching on warning lights)
  • Fail-safe coded activation of Software development mode and Flash mode
  • One SPI readable device type identification
  • Software-initiated system reset

Detection and Detailed Reporting of Failures

  • On-chip oscillator failure and watchdog alerts
  • Battery and voltage regulator undervoltages
  • CAN and LIN-bus failures (short-circuits and open-circuit bus wires)
  • TXD and RXD clamping situations and short-circuits
  • Clamped or open reset line
  • SPI message errors
  • Overtemperature warning
  • ECU ground shift (two selectable thresholds)

More

Buy/Parametrics










































































































N true 0 PSPUJA1065TWen 3 Data Sheet Data Sheet t520 1 Package Information Package Information t790 1 Training Presentation Training Presentation t878 1 en_US en_US en Data Sheet Data Sheet 1 1 7.0 English 1442052598029722582307 PSP 468.4 KB None None documents None 1442052598029722582307 /docs/en/data-sheet/UJA1065.pdf 468447 /docs/en/data-sheet/UJA1065.pdf UJA1065 documents N N 2011-07-03 High-speed CAN/LIN fail-safe system basis chip /docs/en/data-sheet/UJA1065.pdf /docs/en/data-sheet/UJA1065.pdf Data Sheet N 980000996212993340 2024-01-19 pdf N en Feb 25, 2010 980000996212993340 Data Sheet Y N High-speed CAN/LIN fail-safe system basis chip Package Information Package Information 1 2 1.0 English 1455079506654742858482 PSP 388.6 KB None None documents None 1455079506654742858482 /docs/en/package-information/SOT549-1.pdf 388627 /docs/en/package-information/SOT549-1.pdf SOT549-1 documents N N 2016-02-12 plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die pad /docs/en/package-information/SOT549-1.pdf /docs/en/package-information/SOT549-1.pdf Package Information N 302435339416912908 2024-01-23 pdf N en Feb 8, 2016 302435339416912908 Package Information Y N plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die pad Training Presentation Training Presentation 1 3 2.9 English Application Hints Fail-Safe CAN / LIN System Basis Chips 1480611588242726670867 PSP 1.3 MB None None documents None 1480611588242726670867 /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf 1298462 /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf AH0802_v2_9_UJA106x_1 documents N N 2016-12-01 Application Hints Fail-Safe CAN / LIN System Basis Chips /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf Training Presentation N 501713016990820713 2024-01-19 pdf N en Sep 30, 2010 501713016990820713 Training Presentation Y N Application Hints Fail-Safe CAN / LIN System Basis Chips false 0 UJA1065TW downloads en true 1 Y PSP Y Y Data Sheet 1 /docs/en/data-sheet/UJA1065.pdf 2011-07-03 1442052598029722582307 PSP 1 Feb 25, 2010 Data Sheet None /docs/en/data-sheet/UJA1065.pdf English documents 468447 None 980000996212993340 2024-01-19 N /docs/en/data-sheet/UJA1065.pdf High-speed CAN/LIN fail-safe system basis chip /docs/en/data-sheet/UJA1065.pdf documents 980000996212993340 Data Sheet N en None Y pdf 7.0 N N High-speed CAN/LIN fail-safe system basis chip 468.4 KB UJA1065 N 1442052598029722582307 Package Information 1 /docs/en/package-information/SOT549-1.pdf 2016-02-12 1455079506654742858482 PSP 2 Feb 8, 2016 Package Information None /docs/en/package-information/SOT549-1.pdf English documents 388627 None 302435339416912908 2024-01-23 N /docs/en/package-information/SOT549-1.pdf plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die pad /docs/en/package-information/SOT549-1.pdf documents 302435339416912908 Package Information N en None Y pdf 1.0 N N plastic thermal enhanced thin shrink small outline package; 32 leads; body width 6.1 mm; lead pitch 0.65 mm; exposed die pad 388.6 KB SOT549-1 N 1455079506654742858482 Training Presentation 1 /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf 2016-12-01 1480611588242726670867 PSP 3 Sep 30, 2010 Training Presentation Application Hints Fail-Safe CAN / LIN System Basis Chips None /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf English documents 1298462 None 501713016990820713 2024-01-19 N /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf Application Hints Fail-Safe CAN / LIN System Basis Chips /docs/en/supporting-information/AH0802_v2_9_UJA106x.pdf documents 501713016990820713 Training Presentation N en None Y pdf 2.9 N N Application Hints Fail-Safe CAN / LIN System Basis Chips 1.3 MB AH0802_v2_9_UJA106x_1 N 1480611588242726670867 true Y Products

Documentation

Quick reference to our documentation types.

3 documents

Compact List

Support

What do you need help with?