Scalable Entry Level 32-bit Microcontroller (MCU) based on Arm® Cortex®-M0 Cores | NXP Semiconductors

Scalable Entry Level 32-bit Microcontroller (MCU) based on Arm® Cortex®-M0 Cores

Product Details

Features

System

  • Arm Cortex-M0 or Arm Cortex-M0+ processor, running at frequencies of up to 50 MHz
  • Arm Cortex-M0 or Arm Cortex-M0+ built-in Nested Vectored Interrupt Controller (NVIC)
  • Serial wire debug
  • System tick timer

Memory

  • Up to 32 KB on-chip flash programming memory
  • 8 KB SRAM
  • In-System programming (ISP) and In-Application programming (IAP) via on-chip bootloader software
  • Flash ISP commands can be issued via UART or C_CAN

Digital peripherals

  • Up to 40 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors
  • GPIO pins can be used as edge and level sensitive interrupt sources
  • High-current output driver (20 mA) on one pin
  • High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus
  • Four general purpose counter/timers with a total of fou capture inputs and up to 13 match outputs.
  • Programmable windowed WatchDog Timer (WDT)

Analog peripherals

  • 10-bit ADC with input multiplexing among 8 pins

Serial interfaces

  • UART with fractional baud rate generation, internal FIFO, and RS-485 support
  • Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities
  • I²C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode
  • C_CAN controller. On-chip C_CAN and CANopen drivers included
  • On-chip, high-speed CAN transceiver (LPC11C22/C24 only)

Clock generation

  • 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock
  • Crystal oscillator with an operating range of 1 MHz to 25 MHz
  • Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz
  • PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator
  • Clock output function with divider that can reflect the system oscillator clock, IRC, CPU clock, and the Watchdog clock

Power control

  • Integrated PMU (Power management unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes
  • Power profiles residing in boot ROM allowing to optimize performance and minimize power consumption for any given application through one simple function call
  • Three reduced power modes: Sleep, Deep-sleep, and Deep power-down
  • Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the GPIO pins
  • Power-On reset (POR)
  • Brownout detect with up to four separate thresholds for interrupt and forced reset

Additional features

  • Unique device serial number for identification
  • Single 3.3 V power supply (1.8 V to 3.6 V)
  • Available as 48-pin LQFP package

More

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-10 of 16 documents

Compact List

Application Note (10)
Show All

Design Files

Quick reference to our design files types.

5 design files

Hardware

Quick reference to our board types.

1-5 of 9 hardware offerings

Show All

Software

Quick reference to our software types.

1-5 of 22 software files

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Engineering Services

1 engineering service

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

1-5 of 9 trainings

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Support

What do you need help with?

Recently viewed products

There are no recently viewed products to display.