BYLink System Power Platform
This platform facilitates the design of safe power management systems thanks to a portfolio of configurable and linkable devices. It simplifies complex power supply subsystems into a single smart solution.
PF5030 silicon and enablement (documentation, software and boards) are available for selected customers (NDA required). For additional information and sample availability contact support or your local sales representative.
The PF5030 is a power management integrated circuit (PMIC) designed for S32Z2/E2 processors, ideally attached to NXP front system supply families (FS86, FS6x, other). Built-in OTP memory stores key startup configurations, high-speed I²C allows parameters adjustment after startup, offering flexibility for different system states.
The PF5030 is part of the BYLink system power platform enabling new smart approach to design safe system power management thanks to innovative synchronization feature. The PF5030 family offers scalability in power and safety, pin to pin and software compatible. It is developed in compliance with the ISO 26262 standard and qualified according to AEC-Q100 requirements.
Device Family | PF5030 QM | PF5030 ASIL B | PF5030 ASIL D | PF5032 QM | PF5032 ASIL B | PF5032 ASIL D |
---|---|---|---|---|---|---|
Buck regulator w/ SVS | 2ch | |||||
Buck regulator w/o SVS | 1ch | - | ||||
LDO | 2ch | |||||
AMUX output | Yes | |||||
Communication I/F | I²C with CRC | |||||
MCU I/F | PWRON, INTB, RSTB, PGOOD | |||||
OTP program | Yes | |||||
OTP CRC check | Yes | |||||
ABIST/LBIST | Yes | |||||
20 MHz CLK check | Yes | |||||
Fail-Safe state | Yes | |||||
Target ASIL class for voltage monitoring | ASIL D | |||||
OV/UV monitoring | Yes | |||||
Target ASIL class for MCU monitoring | QM | ASIL B | ASIL D | QM | ASIL B | ASIL D |
Watchdog | No | Simple | Challenger | No | Simple | Challenger |
Package | 40-QFN w/ WF |
Part Number | Description | OTP ID* | Safety Grade | Package | |
---|---|---|---|---|---|
SG1[1] | SG2[2] | ||||
MPF5030BMMA4ES | S32E2x, S32Z2x 21x21mm | MA4 Report and configuration files | ASIL D | QM | QFN40eP |
MPF5032BMMA5ES | S32Z2x 17x17mm | MA5 Report and configuration files | ASIL D | QM | QFN40eP |
*OTP configuration files are embedded in the PDF reports[1] Safety goal 1 (SG1/CSG_01) on UV/OV for all S32Z2/E2 power rails [2] Safety goal 2 (SG2/CSG_02) on MCU monitoring function (watchdog)
This platform facilitates the design of safe power management systems thanks to a portfolio of configurable and linkable devices. It simplifies complex power supply subsystems into a single smart solution.
S32Z2 Safe and Secure High-Performance Real-Time Processors
9-Channel Power Management Integrated Circuit (PMIC) for High-Performance Processing Applications
|
|
|
|
|
|
---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Quick reference to our documentation types.
3 documents
Please wait while your secure files are loading.
1 design file
Receive the full breakdown. See the product footprint and more in the eCad file.
Please wait while your secure files are loading.
Quick reference to our software types.
2 software files
Note: For better experience, software downloads are recommended on desktop.
Please wait while your secure files are loading.
1 engineering service
There are no results for this selection.
To find additional partner offerings that support this product, visit our Partner Marketplace.