


NOTES (UNLESS OTHERWISE SPECIFIED):



1. THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 CLASS 2 (LATEST REVISION).
2. THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
3. BASE MATERIAL - LAMINATE AND PREPREG SHALL MEET IPC-4101B-26, 83 or 98
Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
4. COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'
5. CHARACTERISTIC IMPEDANCE - SEE DETAIL 'B'
6. MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .005"/.005"
7. PLATING FINISH: a. BOTH SIDES ENIG (ELECTROLESS NICKEL IMMERSION GOLD):
.05080-.232 MICRON (2-8 MICROINCH) OF GOLD OVER
2.540-6.350 MICRON (100-250 MICROINCH) OF NICKEL.
b. THE PCI CARD EDGE CONNECTOR GOLD FINGERS, PLATING REQUIREMENTS:
30U OVER HARD GOLD OVER 100%200U NICKEL BOTH SIDES OF THE BOARD.
8. ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
9. SOLDERMASK - MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM FREESCALE.
- 32-BIT MCU MODULES, RED COLOR (TAIYO OR EQUIVALENT), BOTH SIDES.
10. SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
11. ELECTRICAL TEST - 100% IPCD356.
12. PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
13. DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS, UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY FREESCALE.
14. TEARDROPS MAYBE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.
15. TWO SOLDER SAMPLES TO BE PROVIDED.
16. BASIC GRID INCREMENT AT 1:1 IS .0001.
17. SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
18. THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (P6)
19. THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (260°C)
20. ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP.
ALL HOLE LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM.
21. FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS.
THE ADDITION OF RAILS AND .125" NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER. PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.
22. IN CASE OF ANY EQs. PLEASE SEE README.TXT FILE FOR MAIN CONTACT INFORMATION DETAILS.

PCI Express Card Edge Connector Bevel Information.
EDGE CONNECTOR TO BE GOLD PLATED



DETAIL C

SCALE: NONE



DETAIL B
IMPEDANCE REQUIREMENTS
IMPEDANCE TOLERANCE IS 10%

Layers	Single Ended		Differential		
	Trace Width (Mils)	Impedance (Ohms)	Trace Width (Mils)	Trace Spacing "Airgap" (Mils)	Impedance (Ohms)
L1_PS	5.00	50	5.00	8.00	90
L3_INT_1	5.00	50	----	----	--
L4_INT_2	5.00	50	5.00	8.00	90
L6_SS	5.00	50	5.00	8.00	90

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL RELEASE	03-27-12	D.S.
	B	ECO37587	06-11-12	A.C.
	C	ECO38877	08-17-12	M.V.

DRILL CHART: TOP to BOTTOM ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
1	8.0	+0.0/-8.0	PLATED	510
2	12.0	+0.0/-12.0	PLATED	18
3	28.0	+4.0/-0.0	PLATED	80
4	31.0	+2.0/-2.0	PLATED	20
5	40.0	+3.0/-3.0	PLATED	76
6	53.0	+3.0/-0.0	NON-PLATED	6
7	63.0	+4.0/-0.0	NON-PLATED	2
8	126.0	+4.0/-0.0	NON-PLATED	1
9	34.0x30.0	+2.0/-2.0	PLATED	2
10	59.0x33.0	+2.0/-2.0	PLATED	2
11	140.0x70.0	+2.0/-2.0	NON-PLATED	2

FINISHED Cu WEIGHT

LAYER 1	L1_PS	1/2 oz.
LAYER 2	L2_GND_1	1 oz.
LAYER 3	L3_INT_1	1/2 oz.
LAYER 4	L4_INT_2	1/2 oz.
LAYER 5	L5_GND_2	1 oz.
LAYER 6	L6_SS	1/2 oz.

DETAIL A
LAYER STACKUP
SCALE: NONE

0.062" +/- 10%

PART NO. 170-27472		FREESCALE SEMICONDUCTOR	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FREESCALE AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCUREMENT OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF FREESCALE.		6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
TOLERANCES ARE: DECIMALS ANGLES .XX .01 .0-30° .XXX .005 ✓ FMS ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS. UNDERLINED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.		TITLE: PRINTED WIRING BOARD XTWR-KL25Z48M	
APPROVALS DRAWN MARIO VELASCO CHECKED A. CARRILLO DESIGN ENGINEER CATALIN CRACIUN	DATE 08-17-12 08-17-12 08-17-12	SIZE D	CAD FILE NAME LAY-27472
DWG. NO. FAB-27472		REV C	
SCALE		DO NOT SCALE DRAWING	
SHEET 1 OF 1			