

AN11329

Implementing sigma-delta ADC with LPC800 comparator

Rev. 1 — 21 February 2013

Application note

Document information

Info	Content
Keywords	Sigma-delta ADC, sigma-delta modulation, analog comparator, Analog-to-Digital Conversion, LPC800, ARM Cortex-M0+
Abstract	This application note describes the basic implementation, along with program source code, and optimization recommendations to implement a sigma-delta ADC using the integrated analog comparator in the LPC81xM series microcontrollers. The implementation within this application note can be used to sample an input voltage that is higher than the microcontroller's supply voltage.



Revision history

Rev	Date	Description
1	20130221	Initial version.

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

For most modern digital applications, the sigma-delta ($\Sigma\Delta$) Analog-to-Digital Converter (ADC) is the preferred ADC architecture, due to its dependency on digital processing rather than analog circuit design and component accuracy.

This application note summarizes the selection of ADC architecture that suits your application and the working principle of $\Sigma\Delta$ ADC along with its implementation and optimization using the LPC81xM series.

1.1 ADC architecture selection

There are plenty of ADC architectures that can be used to convert analog signals into digital encoding. [Table 1](#) summarizes the advantages and disadvantages of several popular ADC architectures.

Table 1. ADC architecture comparison

	$\Sigma\Delta$	Flash	Dual slope (Integrating)	Successive Approximation (SAR)
Conversion method	Oversampling analog signal, filtered in digital domain	Multiple analog comparators to compare the analog value	Integrate analog value, then use known voltage reference to measure the time needed to zero the integrator	Using DAC and binary tree algorithm to generate analog signal to compare with analog input
Resolution (n-bits)	High	Low	Average	Average
Sampling rate (samples / sec)	Slow	Fastest	Average	Fast
Recommended for	Slow changing signals, temperature / humidity sensors, audio signals	On / off signals, non-periodic signals, accuracy doesn't matter	DC signals, battery voltage, cap sense	Average resolution, average sampling rate applications, low power

The SAR ADC is the most common ADC since its performance is adequate for most applications. However, it needs special care for the DAC and analog accuracy. On the other hand, the $\Sigma\Delta$ ADC trades speed for resolution, and it doesn't need accuracy for its analog parts. This architecture can easily be built using discrete components.

1.2 $\Sigma\Delta$ ADC working principle

The $\Sigma\Delta$ ADC consists of three blocks: a $\Sigma\Delta$ modulator, a low pass digital filter and a decimator.




Fig 1. ΣΔ ADC block diagram

To see how the ΣΔ modulator works, let's assume that the analog input value is 1.1 V and the initial value of the integrator is 0 V. The 1-bit ADC will convert any voltage below 0 V to a '0' and voltages 0 V and above to a '1'. The 1-bit DAC will convert logic '0' to -3.3 V and '1' to 3.3 V. The ΣΔ modulator process can be seen in [Table 2](#).

Table 2. ΣΔ modulator process

ΣΔ modulator process when Analog IN = 1.1 V, Vintegrator = 0

1-bit ADC output (Node A)	1-bit DAC output (Node B)	Summing output (Node C)	Integrator output (Node D)
'0'	-3.3 V	4.4 V	4.4 V
'1'	3.3 V	-2.2 V	2.2 V
'1'	3.3 V	-2.2 V	0 V
'0'	-3.3 V	4.4 V	4.4 V
'1'	3.3 V	-2.2 V	2.2 V
'1'	3.3 V	-2.2 V	0 V
'0'	-3.3 V	4.4 V	4.4 V
'1'	3.3 V	-2.2 V	2.2 V

The integrator output (Node D) will generate a repeating pattern of 4.4 V, 2.2 V and 0 V. The 1-bit ADC output (Node A) will generate a repeating bitstream of '011'.

The quantization noise generated in the ΣΔ modulator is filtered out by the digital filter. The results are down-sampled by the decimator into n-bits of ADC results.

For the example above, assume that the ADC result is 3 bits in length and the digital filter is averaging the last eight 1-bit ADC bitstream results. After the 8th reading, the decimator will return the ADC result. The whole process can be seen at [Fig 2](#).




Fig 2. Digital Filter and Decimator Effect

Hence, the final ADC reading for the example above is 5 (0x05), which is equal to

$$\left(\frac{5}{8} x (VREFMAX - VREFMIN) + VREFMIN \right) = (0.675 \cdot (3.3V - (-3.3V)) + (-3.3V)) = 0.825V.$$

The error could be minimized by using higher number of bits per sample, or by employing better digital filtering. For example, if the averaging window is 1024 samples (10-bit output resolution), instead of 8 samples, the result will be

$$\left(\frac{682}{1024} x (VREFMAX - VREFMIN) + VREFMIN \right) = (0.666 \cdot (3.3V - (-3.3V)) + (-3.3V)) = 1.096V$$

2. ΣΔ ADC hardware implementation

The LPC81xM series have an integrated analog comparator and a multipurpose State Configurable Timer (SCT). By adding simple resistors and capacitor network, it can be configured as first order ΣΔ ADC (Refer to [Fig 3](#)).




Fig 3. ΣΔ ADC implementation with LPC800

The resistors and the capacitor work as the continuous $\Sigma\Delta$ modulator. The R1 resistor is a simple voltage-to-current converter for the input voltage. The R2 resistor is a 1-bit DAC that converts the PIOx digital value to analog current. The current from both the input voltage and PIOx are then summed and integrated in the capacitor.

3. $\Sigma\Delta$ ADC software implementation

The advantage of a sigma delta ADC is that the output resolution is heavily influenced by the software, instead of the hardware. In this application note, the $\Sigma\Delta$ ADC that is implemented has a 10-bit resolution.

3.1 Analog comparator driver

The analog comparator driver is used to configure the analog comparator as shown in [Fig 3](#). The analog comparator output functions as the feedback pin for the $\Sigma\Delta$ ADC. It needs to be connected to one of the output pins, and to the SCT's CTIN_0. This pin needs to be configured to disable its pull up / pull down resistor (or configured as open-drain if an external VREF is used. Refer to [Section 5.2](#))

3.2 State Configurable Timer (SCT) driver

The SCT is used to sample, average and decimate the analog comparator output to generate the final ADC result.

3.2.1 Sampling the analog comparator output

The sampling process is done by connecting the analog comparator output to the SCT CTIN_0 pin in the switch matrix. The 'pinassign_acmp_o()' and 'pinassign_ctin_0()' function in the 'lpc8xx_sd_adc.c' implements this function.

The ADC sampling frequency is determined by the frequency of the SCT:

$$ADC_Sampling_Frequency = SCT_Frequency = \frac{system_clock}{PRE_x} \quad (1)$$


PRE_x is the SCT's prescaler register (Represented as CONFIG_SD_ADC_PRESCALER in the 'lpc8xx_sd_adc.h', in the code sample).

It is recommended to have ADC sampling frequency at least 1000 times higher than the input frequency, due to the low performance of the averaging filter. However, the sampling frequency should not go above analog comparator maximum propagation delay: 2 MHz.


3.2.2 Averaging and decimating the bitstream

Averaging is a simple low pass filter method that is easy to implement. It will also automatically decimate the bitstream, since each of averaging results will take few bit samples as input. In this implementation, the width of the averaging window determines the ADC output resolution.

These functions are easily implemented using the SCT timer. The SCT can be used as separate dual 16-bit timers: LOW and HIGH timer. One of the timers, HIGH timer in the example, can be used to count the average window length, while the other, LOW timer in the example, is counting the number of '1's in the bitstream. The process can be seen in [Fig 4](#).




The diagram below shows the averaging window implementation using the SCT:




4. ΣΔ ADC result


Some test results of ΣΔ ADC circuit implementation are as follows:



For VLADDER_OUT = (14 * 3.3 / 31), the ADC value error is about (0.39 / 1024 * 3.255V) = 1 mV above the real value.




For VLADDER_OUT = (15 * 3.3 / 31), the ADC value error is about (0.65 / 1024 * 3.25 V) = 2 mV below the real value.



- (1) ADC value error average : -0.65; ADC value error standard deviation: 7.70; F-sampling : 2 MHz; F-cutoff : 280 Hz; MCU freq : 24 MHz

Fig 8. $\Sigma\Delta$ ADC result for VLADDER_OUT = (15 * 3.3 / 31)


For VLADDER_OUT = (16 * 3.3 / 31), the ADC value error is about (5.57 / 1024 * 3.25 V) = 17 mV above the real value.



- (1) ADC value error average : 5.57; ADC value error standard deviation: 9.29; F-sampling : 2 MHz; F-cutoff : 280 Hz; MCU freq : 24 MHz

Fig 9. Sigma delta ADC result for VLADDER_OUT = (16 * 3.3 / 31)

For VLADDER_OUT = (17 * 3.3 / 31), the ADC value error is about (10.66 / 1024 * 3.25 V) = 34 mV above the real value.



(1) ADC value error average :10.66; ADC value error standard deviation: 10.06; F-sampling : 2 MHz; F-cutoff : 280 Hz; MCU freq: 24 MHz

Fig 10. Sigma delta ADC result for VLADDER_OUT = (17 * 3.3 / 31)

5. $\Sigma\Delta$ ADC optimization

5.1 Configuring minimum / maximum input voltage

The $\Sigma\Delta$ ADC circuit above can be modified to suit a particular input voltage range. The minimum voltage of the Sigma delta ADC circuit is:

$$(R1 // R2) \cdot \left(\frac{V_{Analog_IN(MIN)}}{R1} + \frac{VREF}{R2} \right) = V_{LADDER_OUT} \quad (2)$$

By default, the VREF for the circuit in [Fig 3](#) is 3.3 V. However, the microcontroller pin (the feedback pin) may not be able to supply the current needed, and will slightly limit the VREF to 3.25 V as is in the result at [Section 0](#).

The maximum voltage of the Sigma delta ADC circuit is:

$$(R1 // R2) \cdot \left(\frac{V_{Analog_IN(MAX)}}{R1} \right) = V_{LADDER_OUT} \quad (3)$$


The equation is derived from the fact that when the input voltage reaches maximum, the feedback pin will constantly reach 0 V, while if the input voltage reach minimum, the feedback pin will constantly reach VREF.

5.2 Extending the input voltage range

Based on [Section 5.1](#), the input voltage range can be defined as:


$$V_{Analog_IN(MAX)} - V_{Analog_IN(MIN)} = \frac{R1}{R2} \times VREF \quad (4)$$

It is possible to extend the input voltage range value using the circuit below:



5.3 Avoiding slope overload distortion

The rate of voltage change in the input signal needs to be limited. If the input voltage is raising or falling too fast, the ADC will not be able to follow it, and will cause slope overload distortion.



By limiting the maximum rate of voltage change into the 1-bit ADC, the slope overload distortion can be avoided:

$$\frac{dV_{ACMP_Ix}}{dt} \cdot \Delta t = \frac{1}{C} \left(\frac{V_{Analog_IN(MAX)}}{R1} + \frac{V_{PIOx(MAX)}}{R2} - \frac{V_{LADDER_OUT}}{(R1 // R2)} \right) \cdot \Delta t \leq V_{1-bit-ADC} \quad (5)$$


$V_{1-bit-ADC}$ refers to 1-bit ADC reference voltage (i.e. $\frac{V_{Analog_IN(MAX)} - V_{Analog_IN(MIN)}}{2^{N-bit}}$). The

Δt refers to the ADC sampling period (Refer to [Equation \(1\)](#)). Hence, the capacitor value needs to be adjusted to suit [Equation \(5\)](#).

5.4 Measuring Input Voltage Higher than VDD (or Lower than VSS)

The advantage of the circuit in [Fig 3](#) is that it can be used to measure input voltage that is higher or lower than the microcontroller's power supply, without adding an additional signal conditioner. However, care needs to be taken to ensure that these input voltages are not applied before the $\Sigma\Delta$ ADC pins are initialized. Otherwise, it may damage the microcontroller.

The circuit below illustrates the protection needed to guard the ADC input pin using an analog switch:



6. Conclusion

A simple RC network, along with an analog comparator and the SCT timer, can be used to form a 10-bit $\Sigma\Delta$ ADC in the LPC81xM.

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP

Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

8. List of figures

Fig 1.	$\Sigma\Delta$ ADC block diagram	4
Fig 2.	Digital Filter and Decimator Effect.....	5
Fig 3.	$\Sigma\Delta$ ADC implementation with LPC800	5
Fig 4.	Sigma delta average window	7
Fig 5.	Averaging window implementation.....	7
Fig 6.	$\Sigma\Delta$ ADC circuit result with 100 kOhm – 100 kOhm – 220 nF	8
Fig 7.	$\Sigma\Delta$ ADC result for VLADDER_OUT = $(14 * 3.3 / 31)$	8
Fig 8.	$\Sigma\Delta$ ADC result for VLADDER_OUT = $(15 * 3.3 / 31)$	9
Fig 9.	Sigma delta ADC result for VLADDER_OUT = $(16 * 3.3 / 31)$	9
Fig 10.	Sigma delta ADC result for VLADDER_OUT = $(17 * 3.3 / 31)$	10
Fig 11.	$\Sigma\Delta$ ADC implementation with external VREF ..	11
Fig 12.	Slope overload distortion.....	11
Fig 13.	$\Sigma\Delta$ ADC Implementation with Analog Switch ..	12

9. List of tables

Table 1. ADC architecture comparison3

Table 2. $\Sigma\Delta$ modulator process4

10. Contents

1.	Introduction	3
1.1	ADC architecture selection.....	3
1.2	$\Sigma\Delta$ ADC working principle	3
2.	$\Sigma\Delta$ ADC hardware implementation	5
3.	$\Sigma\Delta$ ADC software implementation.....	6
3.1	Analog comparator driver.....	6
3.2	State Configurable Timer (SCT) driver.....	6
3.2.1	Sampling the analog comparator output	6
3.2.2	Averaging and decimating the bitstream	6
4.	$\Sigma\Delta$ ADC result.....	8
5.	$\Sigma\Delta$ ADC optimization.....	10
5.1	Configuring minimum / maximum input voltage	10
5.2	Extending the input voltage range	11
5.3	Avoiding slope overload distortion.....	11
5.4	Measuring Input Voltage Higher than VDD (or Lower than VSS)	12
6.	Conclusion.....	12
7.	Legal information	13
7.1	Definitions	13
7.2	Disclaimers.....	13
7.3	Trademarks	13
8.	List of figures.....	14
9.	List of tables	15
10.	Contents.....	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.
