

- NOTES (UNLESS OTHERWISE SPECIFIED):
- THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-6012 CLASS 2 (LATEST REVISION).
 - THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 240 DEGREES CELSIUS FOR 10 SECONDS.
 - BASE MATERIAL - LAMINATE AND PREPREG SHALL MEET IPC-4101D-26, 83 or 98
T_g - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
T_d - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
 - COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'
 - CHARACTERISTIC IMPEDANCE - NONE
 - MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .010"/.005"
 - PLATING FINISH: A. BOTH SIDES ENIG; TO MEET THE REQUIREMENTS OF IPC-4552 (LATEST REVISION).

- ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
- SOLDERMASK - TO MEET THE REQUIREMENTS OF IPC-SM-840E (OR LATEST REVISION).
BLUE COLOR, BOTH SIDES. MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM NXP.
 - SILKSCREEN - WHITE EPOXY OR ACRYLIC INK, BOTH SIDES. NO SILKSCREEN ON ANY EXPOSED COPPER FEATURE.

TYPE: LDI - OR EQUIVALENT.
A. LOCATION ± .001" OF PLATED PADS.
B. DIAMETER OR SIZE ± .001" OF ORIGINAL DATA


- ELECTRICAL TEST - 100% IPCD356.
- PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
- DFM CHECK MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS, UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY NXP.
- TEARDROPS MAY BE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.
- TWO SOLDER SAMPLES TO BE PROVIDED.
MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
- SUPPLIER MARKINGS - ON SECONDARY SIDE ONLY, WHERE SHOWN.

- THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (P6)
- THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (E60°C)
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP.
ALL HOLE LOCATION TOLERANCES ARE TO BE ± .002 IN REFERENCE TO THE PRIMARY DATUM UNLESS OTHERWISE SPECIFIED.
- FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS.
THE ADDITION OF RAILS AND .125" NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER. PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.


BASIC GRID INCREMENT AT 1.1 IS .0001.

- THE MANUFACTURE HAS THE OPTION TO ADD COPPER THIEVING ON OUTER AND INNER LAYERS.
KEEP A MINIMUM DISTANCE OF .100" FROM ANY BOARD FEATURES.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
A		ORIGINAL RELEASE	12-20-17	PAUL.GAN



DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
+	10.0	+0.0/-10.0	PLATED	242
⊙	40.0	+3.0/-3.0	PLATED	116
□	41.0	+3.0/-3.0	PLATED	6
⊠	51.0	+3.0/-3.0	PLATED	2



DETAIL A
LAYER STACKUP
SCALE: NONE

<input type="checkbox"/> COMPANY PUBLIC <input checked="" type="checkbox"/> COMPANY INTERNAL <input type="checkbox"/> COMPANY CONFIDENTIAL		PART NO. 170-29953	NXP SEMICONDUCTORS 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: DECIMALS ANGLES .XX .XX .00 D-30° ✓ FINI ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS. UNLESS NOTED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.		APPROVALS DRAWN: STACY CUI CHECKED: XI YANG DESIGN ENGINEER: PAUL GAN	DATE 12-20-17 12-20-17 12-20-17	TITLE PRINTED WIRING BOARD FRDMCD1020EVM
SIZE: D	CAD FILE NAME: LAY-29953	DWG. NO.: FAB-29953	REV: A	SCALE: 1/1 DO NOT SCALE DRAWING SHEET 1 OF 1