### MFS5600AMMA8ES – NXP Standard

### Configuration report for FS5600-QM OTP program ID: A8 rev B

### Rev. 1.0 - May 19 2021

Report

### 1 General description

The FS5600 integrates a battery connected DC-DC controller with external FETs and a battery connected DC-DC converter with internal FETs. In addition, it offers functional safety features such as independent voltage monitors, windowed watchdog timer, I/O monitoring via ERRMON and FCCU and build-in-self-test.

Note: Electrical characteristics are maintained in the FS5600 data sheet

### 2 Features and benefits

- 2 x High-Voltage Buck Converters:
- Buck Controller External FETs 10 A+ load capability
- Buck Regulator Internal FETs 3 A+ load capability
- ±1.5 % Output Accuracy
- 250 kHz to 3 MHz switching frequency
- · Safety Features:
- Available in Enhanced ASIL B, ASIL B, and QM variations
- 2 internal and up to 4 external voltage monitors
- Windowed Watchdog Timer
- ERRMON and FCCU monitoring
- PGOOD and FS0B outputs
- ABIST and LBIST
- GPIOs for seamless operation with PF PMICs
- Rated from -40 °C to 150 °C TJ
- 32-Ld 5 mm x 5 mm QFN
- AEC-Q100 Grade-1 Qualified



R\_MFS5600AMMA8ES

# 3 Applications

- Infotainment / Cluster / Driver Awareness
- Telematics
- V2X
- Radar
- Vision
- ADAS
- Sensor fusion


# 4 Ordering information

#### **Table 1. Ordering information**

| Ty  | Type number <sup>[1]</sup> | Package |   |               |
|-----|----------------------------|---------|---|---------------|
|     |                            | Name    | Description   | Version       |
| MFS | S5600AMMA8ES               | HVQFN32 | HVQFN32 plastic thermally enhanced low profile quad flat package. 32 terminals; 0.5mm pitch; 5 mm x 5 mm x 0.85 mm body | SOT617-24(SC) |

<sup>[1]</sup> To order parts in tape and reel, add the R2 suffix to the part number.

# 5 Hardware configuration diagram



# **6 System configuration**

See FS5600 datasheet for parametric details. The OTP configuration summary for A8 sequence ID is provided in Tables below.

**Table 2. PGOOD and GPIO Control** 

| Functional block      | Feature                  | OTP selection              |
|-----------------------|--------------------------|----------------------------|
|                       | SW1 under voltage PGOOD1 | SW1 asserts PGOOD1         |
| PGOOD1 CTRL           | SW1 over voltage PGOOD1  | SW1 asserts PGOOD1         |
|                       | SW2 under voltage PGOOD1 | SW2 will not assert PGOOD1 |
|                       | SW2 over voltage PGOOD1  | SW2 will not assert PGOOD1 |
|                       | SW1 under voltage PGOOD2 | SW1 will not assert PGOOD2 |
| PGOOD2 CTRL           | SW1 over voltage PGOOD2  | SW1 will not assert PGOOD2 |
|                       | SW2 under voltage PGOOD2 | SW2 asserts PGOOD2         |
|                       | SW2 over voltage PGOOD2  | SW2 asserts PGOOD2         |
| PGOOD and GPIO Timing | Delay Duration of GPIO1  | Low                        |
|                       | Delay Duration of GPIO2  | Low                        |
|                       | Delay Duration of GPIO3  | Low                        |
| GPIO Configuration    | GPIO2 Configuration      | GPO (output)               |

#### **Table 3. Regulators**

| Functional block    | Feature              | OTP selection |
|---------------------|----------------------|---------------|
| SW1 Enable and Mode | SW1 mode             | PWM           |
|                     | SW1 Voltage          | 3.3 V         |
| SW2 Enable and Mode | SW2 mode             | PWM           |
|                     | SW2 Voltage          | 5.0 V         |
| SW1 Loop design     | SW1 clock select     | CLK2          |
|                     | SW1 Transconductance | 28 µS         |

R\_MFS5600AMMA8ES

|                        | SW1 Slope                           | 90 mV/μs                |
|------------------------|-------------------------------------|-------------------------|
|                        | SW1 Resistor Compensation           | 150 kΩ                  |
| SW2 Loop design        | SW2 clock select                    | CLK2                    |
| SW2 LOOP design        | SW2 Slope Compensation              | 82 mV/μs                |
|                        | SW1 Soft start Ramp Slew Rate       | 675 μs                  |
|                        | Peak current limit                  | 6.5 A                   |
| SW1 Misc               | SW1 pulse on-time                   | 630 ns                  |
|                        | SW1 minimum on-time                 | 80 ns                   |
|                        | SW1 Pull down                       | Pull Down Enabled       |
|                        | SW2 Soft start Ramp Slew Rate       | 5 mV/μs                 |
|                        | SW2 Peak Current Sense Voltage      | 150 mV                  |
|                        | SW2 pulse on-time                   | 300 ns                  |
| SW2 Misc               | SW2 minimum on-time                 | 25 ns                   |
| SWZ IVIISC             | SW2 Pulldown resistor               | Pull Down Enabled       |
|                        | SW2 High slew rate                  | 2.8Ω PullUp/1.7Ω PullDn |
|                        | SW2 Low slew rate                   | 1Ω PullUp/PullDn        |
|                        | SW2 LS ILIM                         | 0                       |
| SW1 and SW2 OFF Delay  | SW1 turn off delay                  | Off after EN1 goes low  |
| own and one on a boar, | SW2 turn off delay                  | Off after EN2 goes low  |
|                        | Clock1 divide ratio                 | CLK1 = CLK_FREQ / 8     |
| Clock Management       | Clock2 divide ratio                 | CLK1 = CLK_FREQ / 48    |
|                        | Input frequency range at SYNCIN pin | 2000 kHz and 3000kHz    |
|                        | Clock Frequency (MHz)               | 22 MHz                  |
|                        | Frequency Spread Spectrum           | Enabled                 |

R\_MFS5600AMMA8ES

# MFS5600AMMA8ES - NXP Standard

# Configuration report for FS5600-QM OTP program ID: A8 rev B

|  | Modulation frequency | 22 kHz |  |
|--|----------------------|--------|--|
|  |                      |        |  |

#### **Table 5. Miscellaneous**

| Functional block      | Feature                 | OTP selection                                |
|-----------------------|-------------------------|--|
| MODE/SYNCIN Selection | Mode select for SYNCINB | MODE   |
|                       | MODE Debounce           | Falling Edge - 40 μs and Rising Edge - 10 μs |
| I2C Configuration     | Device Address          | 0x18   |
| OTP ID(NXP Internal)  | Device ID               | 0  |
|                       | Program ID              | 8  |

# 8 Legal information

#### 8.1 Definitions

**Draft** - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem

which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms,unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors here by expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Export control** - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 8.2 Trademarks

**Notice:** All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP - is a trademark of NXP B.V.

R\_MFS5600AMMA8ES

### **Contents**

| 1 General description            | 1 |
|----------------------------------|---|
| 2 Features and benefits          | 1 |
| 3 Applications                   | 2 |
| 4 Ordering information           | 2 |
| 5 Hardware configuration diagram | 2 |
| 6 System configuration           | 3 |
| 7 Legal information              | 6 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021 .

All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: May 19 2021 Document identifier: R\_MFS5600AMMA8ES