

# AN13906

ADC Usage for LPC86x

Rev. 0 — 8 May 2023

Application note

## Document Information

Information	Content
Keywords	LPC86x, ADC, ADC accuracy
Abstract	This application note introduces and provides the usage note for the ADC module of LPC86x.



## 1 Introduction

---

LPC86x series contain a 12-bit successive approximation Analog-to-Digital Converter (ADC). This application note provides the usage note for the ADC module of LPC86x.

During the application design, the ADC accuracy is the most important factor which affects the design. The application note illustrates the methods for improving LPC86x ADC accuracy.


## 2 Main factors of ADC accuracy

---

To evaluate the ADC accuracy, use the below static characteristic parameters:

- Application Notes EO - offset error. Refer to [Figure 1](#).  
The offset error (EO) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve.
- EG - gain error or the full-scale error voltage. Refer to [Figure 1](#).  
The gain error (EG) is the difference between the straight line which fits the actual transfer curve after removing offset error and the straight line which fits the ideal transfer curve.
- EL - integral non-linearity. Refer to [Figure 1](#).  
The integral non-linearity (EL) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors.
- ED - differential linearity error. Refer to [Figure 1](#).  
The differential linearity error (ED) is the difference between the actual step width and the ideal step width.

To get best ADC accuracy, the application design applies methods to reduce above errors.



Below lists other factors affecting ADC accuracy in application:

- Power stability and noise
- Reference voltage stability
- Digital and analog part isolation in system
- ADC input impedance matching with outside circuit impedance
- PCB layout with EMI and EMC problems

### 3 ADC usage for LPC86x

#### 3.1 Hardware self-calibration

The A/D converter includes a built-in, hardware self-calibration mode. To achieve the specified ADC accuracy, recalibrate the A/D converter, at a minimum, following every chip reset before initiating normal ADC operation.

A calibration cycle requires approximately 290 μs to complete. While calibration is in progress, normal ADC conversions cannot be launched, and the ADC Control Register must not be written. For detailed usage, see the LPC86x UM.

#### 3.2 ADC design note related with ADC performance

When using LPC86x ADC, for best performance, select VREFP and VREFN at the same voltage level as VDD and VSS. When selecting VREFP and VREFN different from VDD and VSS, make sure that the voltage midpoints are the same:

$$\frac{VREFP - VREFN}{2} + VREFN = \frac{VDD}{2} \tag{1}$$

#### 3.3 ADC pin configuration

To get accurate voltage readings on the monitored pin, select the ADC function via the switch matrix registers.

The MODE bits in the IOCON register must disable both pullup and pulldown resistors.

For a pin hosting an ADC input, it is not possible to have a digital function selected, because an inside circuit disconnects ADC hardware from the associated pin whenever a digital function is selected on that pin.

#### 3.4 Analog source impedance match

In some applications, to control the power consumption, in the ADC sample circuit which connects to ADC pin, use resistors with value above 100 kΩ. LPC86x has minimum input impedance about 100 kΩ when ADC applies the maximum convert speed (1.9 M samples/s for LPC86x). In this case, consider the ADC pin input impedance for input voltage measurement.

Figure 2 gives an example for typical ADC sampling circuit.




Figure 2. ADC pin analog source impedance match

In this application, when ADC apply Maximum convert speed, the voltage in ADC pin is not the half but one-third of Input voltage. Designer should take care of this effect in their sample circuit design.

The other characteristic for ADC input impedance is that the input impedance is inversely proportional to convert speed. If user application does not require high-speed ADC convert, we can slow down the ADC convert speed. For example, to get input impedance increase by 10 times, slow the ADC convert by 10 times. This can eliminate the effect caused by ADC pin input impedance mostly. Perform this operation by configuring CLKDIV bits in CTRL register for ADC module.

## 4 Methods to improve ADC accuracy

### 4.1 Software processing to improve ADC accuracy

#### 4.1.1 Oversampling with averaging to increase ADC accuracy

During the input signal sampling, when a white noise happens to the input signal, ADC result loses its accuracy. To eliminate this white noise, over sample the input signals and give an averaging arithmetic processing to the ADC result. This method has efficient help to deal with white noise interference.

#### 4.1.2 Zero voltage pre-sampling to deal with offset error (EO)

The offset error is same for each analog-to-digital conversion. To eliminate the offset error, perform the zero voltage pre-sampling.

Before analog-to-digital conversion, do a conversion for 0 voltage. Keep value in memory. To eliminate the offset error, in afterward conversion, minus the result of 0 voltage in memory with each conversion result.

### 4.2 Hardware processing to improve ADC accuracy

To make the ADC achieve the best accuracy, properly design and configure the entire system. The basic hardware processing is to separate the analog and digital layouts, including isolating the grounds by different PCB planes, avoiding analog/digital tracks crossing each other, and using different power supply. In some case, to eliminate the high-frequent noise, add an external RC filter in ADC circuit.

The following section provides some suggestions on PCB layout, system power decoupling, and analog/digital grounding.

#### 4.2.1 ADC pins processing

PCB trace length for ADC pins must be as short as possible. In practical application design, fully consider the influence of parasitic parameters on PCB traces for ADC pins.

Some digital signal lines locate among the analog pins. If possible, do not select these digital pins.

Input filters connected to the ADC have a significant impact on the noise immunity of the analog parts. The type of the filters to be used depends on the input signal frequency. The location of the filter capacitors is also very important. Place the filter capacitors onto the same (analog) subground plane.

#### 4.2.2 Decoupling system power supply

Using electrolytic capacitors near the power source input of PCB and ceramic capacitors next to the power pins of the microcontroller, put a 0.1  $\mu\text{F}$  to filter high frequency noise and a 100  $\mu\text{F}$  to filter low frequency noise. The capacitors must as close as possible to the power pins and place the two capacitors between each pair of power pins.

By using thicker traces to the power supply of the microcontroller, its inductive impedance is lowered, thus effectively reducing noise emissions. Due to the power line emissions, to decrease crosstalk, separate power lines from signal lines.

Figure 3 shows an example for decoupling capacitors placement. C4 is for filtering low frequency noise. C5, C6, C7, C8, and C9 are for filtering high frequency noise.




Figure 3. An example for decoupling capacitors placement

### 4.2.3 Analog/digital grounding

Reduce the noise on the power and ground lines as much as possible. To decrease the noise, segment the ground plane into the digital and analog domains. These planes are physically separated by a small gap and connected only at one point that is a few millimeters in size.

LPC86x contains some package for LPC86x, such as, LPC86x 48/64 LQFP package. The VDDA/VSSA is separated from VDD/VSS. To connect the digital part and the analog part to the same power supply, use a small inductor or magnetic bead.

Use a ground plane to isolate noisy digital components from analog components, and analog ground to surround analog signals when routing.

## 5 Revision history

Table 1 summarizes the revisions to this document.

Table 1. Revision history

Revision number	Date	Substantive changes
0	08 May 2023	Initial release

## 6 Legal information

### 6.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 6.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** - NXP B.V. is not an operating company and it does not distribute or sell products.

### 6.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

---

## Contents

---

<b>1</b>	<b>Introduction .....</b>	<b>2</b>
<b>2</b>	<b>Main factors of ADC accuracy .....</b>	<b>2</b>
<b>3</b>	<b>ADC usage for LPC86x .....</b>	<b>4</b>
3.1	Hardware self-calibration .....	4
3.2	ADC design note related with ADC performance .....	4
3.3	ADC pin configuration .....	4
3.4	Analog source impedance match .....	4
<b>4</b>	<b>Methods to improve ADC accuracy .....</b>	<b>5</b>
4.1	Software processing to improve ADC accuracy .....	5
4.1.1	Oversampling with averaging to increase ADC accuracy .....	5
4.1.2	Zero voltage pre-sampling to deal with offset error (EO) .....	5
4.2	Hardware processing to improve ADC accuracy .....	5
4.2.1	ADC pins processing .....	5
4.2.2	Decoupling system power supply .....	5
4.2.3	Analog/digital grounding .....	6
<b>5</b>	<b>Revision history .....</b>	<b>6</b>
<b>6</b>	<b>Legal information .....</b>	<b>7</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

Date of release: 8 May 2023  
Document identifier: AN13906