

# AN13218

## PN7160 RF settings guide

Rev. 1.2 — 13 September 2021

Application note  
COMPANY PUBLIC

### Document information

Information	Content
Keywords	NFC, PN7160, NCI, RF settings
Abstract	This document provides further information about the PN7160 RF settings and offers guidelines to tune them to optimize RF performances according to the PN7160 integration.



## Revision history

Rev	Date	Description
1.2	20210913	Security status changed into "Company public", no content change
1.1	20210820	Security status changed into "Company restricted"
1.0	20210419	Initial version

## 1 Introduction

---

PN7160 offers a lot of physical registers to allow the Device Host (DH) to configure PN7160 in its system environment. From a system point of view, these registers are viewed as parameters with a dedicated address and programmable value, which, when opened to the user, can be addressed through NCI protocol (see [\[1\]](#)) via the physical connection.

The purpose of this document is to provide more information on the use of the different parameters, especially the ones related to the Contactless Interface (CLIF) corresponding to the RF configuration.

## 2 NCI command structure

### 2.1 Register setting command

The NCI command syntax is based on the TLV (Tag, Length, Value) mechanism as described in the PN7160 User manual [2].

According to NCI 2.0 specification [1], the parameter space related to proprietary command use starts from the NXP proprietary extension Tag 0xA0. For PN7160 needs, the tag space has been extended and coded on 16 bits, starting from 0xA0 and followed by a second byte, which means 0xA0 XX.

An important example concerning the clock selection and configuration is given as below:

Name of the parameter: CLOCK\_SEL\_CFG

Tag Address: 0xA0 03

Length: 1

Value (default=crystal): 0x08

The corresponding NCI command setting parameter is then: **A0 03 01 08**

### 2.2 RF\_TRANSITION\_CFG parameter structure

The RF\_TRANSITION\_CFG parameter which allows configuring the CLIF registers is different from the above structure since there must be transitions to take into account, as soon as a parameter is valid for different modes (e.g. reader and card) while its value can be different.

The extension of the TLV structure is given as below:

- The Tag Address is usually 0xA0 0D
- The Length can be L=3, 4 or 6
- The Value is actually a secondary data area with a transition ID, the CLIF register offset (equivalent to an address), and the actual value.

Table 1. RF\_TRANSITION\_CFG parameter structure

Tag (2 Bytes)	Length (1 Byte)	Value (3, 4 or 6 Bytes, depending on the transition ID/CLIF register offset)		
0xA0 0D	0x03	Transition ID (1 Byte)	CLIF register offset (1 Byte)	1-Byte reg. value
	0x04			2-Byte reg. value
	0x06			4-Byte reg. value

Basically, depending on the polling loop events, the transition ID corresponds to a set of transitions applied in the registers.

The transition ID depends on

- IN vs. OUT
  - In each IN transition a set of CLIF registers is loaded out of the EEPROM
  - In each OUT transition the settings are reverted
- Initiator vs. Target
- TX vs. RX
- Technology (A, B, F, etc.)

- Baud rate (106 kb/s etc.)

### 2.3 RF transitions

A simplified view of the different transition IDs is depicted in the figure below. It does not include asymmetric data rates for instance.




Figure 1. RF transitions diagram

Basically, PN7160 goes to one state or another, but cannot jump to a state where no link is defined, which makes the solution more robust. The transitions are defined as below:

- BOOT
  - Called at boot time
  - Basic initialization of CLIF (e.g. SMU\_ANA\_TX\_STANDBY\_REG)
- INITIATOR
  - Called at the beginning of the reader phase
  - Initialization common Reader/Initiator mode settings

- TARGET
  - Called when external field is detected and CE/P2P Target is active
  - Initialization of common CE/Target mode settings
- TECHNO\_I\_RX\_X, TECHNO\_I\_TX\_X, TECHNO\_T\_RX\_X, TECHNO\_T\_TX\_X
  - Initialization of common technology-dependent settings for transmitter and receiver
- BR\_XXX
  - Initialization of bit rate-specific settings for transmitter and receiver for all different technologies / modes

The exhaustive list of transitions IDs is given as below:

**Table 2. Transitions ID values**

Name	ID
RF_CLIF_CFG_BOOT	00
RF_CLIF_CFG_INITIATOR	06
RF_CLIF_CFG_TARGET	08
RF_CLIF_CFG_I_PASSIVE	0C
RF_CLIF_CFG_I_ACTIVE	10
RF_CLIF_CFG_T_ACTIVE	12
RF_CLIF_CFG_TECHNO_T_RXF	1C
RF_CLIF_CFG_TECHNO_I_RXF_A	22
RF_CLIF_CFG_TECHNO_T_RXA_P	24
RF_CLIF_CFG_TECHNO_T_TXB	28
RF_CLIF_CFG_TECHNO_T_TXF_P	2C
RF_CLIF_CFG_BR_106_T_RXA	34
RF_CLIF_CFG_BR_212_T_RXA	36
RF_CLIF_CFG_BR_424_T_RXA	38
RF_CLIF_CFG_BR_848_T_RXA	3A
RF_CLIF_CFG_BR_106_I_RXA_P	3C
RF_CLIF_CFG_BR_212_I_RXA	3E
RF_CLIF_CFG_BR_424_I_RXA	40
RF_CLIF_CFG_BR_106_T_RXB	44
RF_CLIF_CFG_BR_212_T_RXB	46
RF_CLIF_CFG_BR_424_T_RXB	48
RF_CLIF_CFG_BR_848_T_RXB	4A
RF_CLIF_CFG_BR_106_I_RXB	4C
RF_CLIF_CFG_BR_212_I_RXB	4E
RF_CLIF_CFG_BR_424_I_RXB	50
RF_CLIF_CFG_BR_212_T_RXF	56
RF_CLIF_CFG_BR_212_I_RXF_P	5E
RF_CLIF_CFG_BR_424_I_RXF_P	60

Table 2. Transitions ID values...continued

Name	ID
RF_CLIF_CFG_BR_106_I_RXA_A	62
RF_CLIF_CFG_BR_848_T_TXA	70
RF_CLIF_CFG_BR_212_I_TXA	72
RF_CLIF_CFG_BR_424_I_TXA	76
RF_CLIF_CFG_BR_848_I_TXA	78
RF_CLIF_CFG_BR_106_I_TXB	82
RF_CLIF_CFG_BR_212_I_TXB	84
RF_CLIF_CFG_BR_424_I_TXB	86
RF_CLIF_CFG_BR_212_I_TXF	94
RF_CLIF_CFG_BR_424_I_TXF	96
RF_CLIF_CFG_BR_106_T_TXA_A	98
RF_CLIF_CFG_BR_212_T_TXF_A	9A
RF_CLIF_CFG_BR_424_T_TXF_A	9C

The registers can be one to 4 Bytes long.

As an example, the figure below shows the register *CLIF\_ANA\_TX\_AMPLITUDE\_REG* in transition *RF\_CLIF\_CFG\_TARGET* to 0xF3F30000

Note that the byte order for the register value is defined as Little Endian, meaning LSByte written first (LSB to MSB).

The order of the different bytes is given as follows (32 bits):

**[7:4] [3:0] [15:12] [11:8] [23:20] [19:16] [31:28] [27:24]**




Figure 2. Example of transition ID

## 3 Register settings configuration

### 3.1 Registers default values

RF settings influence the performance of the system in reader or card emulation mode by changing the phase, amplitude and shaping of the TX and RX path signal. Their default value and the way to optimize them are strongly dependent on the type of antenna used (size, topology, characteristics) and the design of the matching/tuning network.

Most of the registers values must not be changed, once they were already programmed by NXP. The registers that may be customized are explained in the subsequent chapters.

The NCI command to be used for updating those registers values is the CORE\_SET\_CONFIG\_CMD (see [1]) which is:

→ 20 02 [length] [number of parameters] [bytes of parameter n°1] [bytes of parameter n°2]... [bytes of parameter n°N]

Example: [20 02 0A 01 A0 0D 06 08 42 00 00 FF FF]

- Length = 10 (0x0A)
- Number of parameters = 1 (0x01)
- Parameter TX\_Amplitude on RF\_CLIF\_CFG\_TARGET transition = A0 0D 06 08 42 00 00 FF FF

### 3.2 How to optimize register settings

This chapter explains the procedure to optimize the registers in all configurations (card, reader modes). The procedure shall be, as much as possible, independent of the antenna characteristics.

The procedure is generally based on the EMVCo test bench methodology. Please refer to Book D for EMV Contactless Communication Protocol Specification [3] chapter 3.4 and 4, to get more insight on Load Modulation definition, mechanisms and timing constraints.

For more clarity, each register setting procedure follows the below plan:

- Modified parameter (which register bits and their meaning)
- Measurement method
- Target (or acceptance criteria)

Before starting the fine-tuning of this register, we suggest disabling the dynamic LMA (DLMA) feature (by default DLMA is enabled).

To disable DLMA, use the following NCI command: [20, 02, 10, 01, A0, AF, 0C, 03, C0, 80, A0, 00, 03, C0, 80, A0, 00, 00, 08]

### 3.3 Configuring registers in card mode

The following registers with different transitions ID, improve the card emulation mode performance in type A, B and F, by influencing the load modulation amplitude (LMA) and the sidebands levels on the TX signal path.

This tuning must ensure a correct operation and interoperability between PCD and PICC products. Performance for high distance communication (Low field strength) must be checked against readers like Pegoda and payment readers.



In addition to the readers, the following test benches shall be used to get the best performance:

1. EMVCo test bench to define minimum functionality for PICC and PCD usage vs. RF powering, frames, timings, Type A, Type B commands.
2. ISO test bench to verify the operation of a PICC vs. ISO/IEC 14443-2, and ensures independency vs. coupling effect.

### 3.3.1 CLIF\_TX\_CONTROL\_REG

Firstly, the load modulation mode (for card mode) has to be selected via the following register:

Table 3. Load modulation modes register for card mode

Register name	Transition ID	Register Address
CLIF_TX_CONTROL_REG	0x08	0x37

Register example: A0 0D 06 06 37 **XX** 76 00 00

The corresponding value for **XX** are the following:

Table 4. Load Modulation generation modes register values

Mode	Register Value
Mode 1	0x28
Mode 2	0x08
Mode 3	0x48

### 3.3.2 Card mode ALM phase

#### 3.3.2.1 Register definition

The card mode ALM phase is the first parameter to configure in order to adjust the DLL clock phase offset between the RX and TX paths.

Based on the clock offset, the signal emitted at the second half of the antenna is in phase with the emitted field from the reader. Thus, its impact on the amplitude of the reader field is different, and can drastically impact the corresponding load modulation.

The tag ID of this register is 0xA0 3A and it allows configuring default phase settings for Field-On/TypeA/TypeB/TypeF (2 bytes each) in 5 degrees steps:

→ A0 3A 08 Field-ON TypeA TypeB TypeF

To set the phase value, take a value in HEX and convert to DEC, this will be the value of the phase in degrees (eg: 0x002D = 45 degrees, 0x0163 = 355 degrees).

Inverting the bytes for the NCI command:

→ 45° = A0 3A 08 2D 00 2D 00 2D 00 2D 00

→ 355° = A0 3A 08 63 01 63 01 63 01 63 01

*It is recommended to set all types including field-on with the same value.*

#### 3.3.2.2 Register setting procedure

Parameter: CLOCK\_CONFIG\_DLL\_ALM

Value range: 00h to 163h (NCI 00 00 to 63 01)

Measurement process:

1. Set the 0xA0 3A register to the desired clock phase value
2. Run EMVCo CA131 (or NFC Forum 9.1.3.1 Load Modulation amplitude for NFC-A poller 0) test @ 2 cm
3. Get LMA values
4. Get and check the waveform screenshot
5. If the LMA is not the maximum amplitude, change the clock phase value

Target:

1. Select clock phase value for which the waveform is the best sine wave
2. Confirm the optimal setting by using Pegoda (or payment) reader and getting best distance

**3.3.2.3 Measurement example**

The graphs below show a selection of measurements done on a reference design. The best sine wave allows selecting the right clock phase.




Figure 3. Example of correct EMVCo waveforms




Figure 4. Example of bad EMVCo waveforms

### 3.3.3 CLIF\_ANA\_TX\_AMPLITUDE\_REG

#### 3.3.3.1 Register definition

**CLIF\_ANA\_TX\_AMPLITUDE\_REG** is the second register to configure.

[27:24] and [19:16] adjust the N-MOS transistor conductance value applied during non-modulated phases (CW - Continuous Wave) and modulated phase (MOD - Modulation phase) respectively. 0001b means minimum conductance (maximum impedance), and vice versa (*note that value 0000b shall not be used*).

[9:8] adjust the load modulation amplitude by choosing the amplitude of the output signal generated at PN7160 TX pin (*it is recommended to use the maximum value 00b*).

Based on these adjustments, the load modulation shape can be improved to comply with the targeted standards, including interoperability.

Table 5. **CLIF\_ANA\_TX\_AMPLITUDE\_REG** register setting for card mode

Bit	Symbol	Description
[31:28]	Internal use	Must not be modified
[27:24]	<b>TX_GSN_CW_CM</b>	<b>gsn setting @ continuous wave in card mode</b>
[23:20]	Internal use	Must not be modified
[19:16]	<b>TX_GSN_MOD_CM</b>	<b>gsn setting @ modulation in card mode</b>
[15:10]	Internal use	Must not be modified

Table 5. CLIF\_ANA\_TX\_AMPLITUDE\_REG register setting for card mode...continued

Bit	Symbol	Description
[9:8]	TX_CW_AMPLITUDE_ALM_CM	Set amplitude of unmodulated carrier @ card mode [00] => Amplitude is TVDD – 150 mV [01] => Amplitude is TVDD – 250 mV [10] => Amplitude is TVDD – 500 mV [11] => Amplitude is TVDD – 1000 mV
[7:3]	TX_RESIDUAL_CARRIER	set Load Modulation amplitude (0=100%, 1F = 0%)
[2 :0]	Internal use	Must not be modified

TX amplitude register has different transitions available. To assure a good performance, it is important to keep the same value for all transitions ID. So if you modify the TX amplitude for one transition ID this value must be update for other transitions IDs.

Table 6. Fine-tuning register TX amplitude for card mode

Register name	Transition ID	Register Address
CLIF_ANA_TX_AMPLITUDE_REG	0x08	0x42

3.3.3.2 Register setting procedure

• **Adjusting CW GSN to get optimal field strength (best RX sensitivity)**

Parameter: TX\_GSN\_CW\_CM

Value range: 1h to Fh

Measurement process:

1. Run EMVCo CA121 (or NFC Forum 9.1.2.1 Modulation Polling Device to Listening Device at Limit Condition - NFC-A poller 0) test @ 4 cm (or 5 cm if no proven results)
2. Read distance on Pegoda.

Target:

1. Select the range of CW for which CA121 passes (OK).
2. Get the best CW value which provides the highest distance.

• **Adjusting MOD GSN to get optimal reader distance (optimal LMA on TX)**

Keep the best value found in the previous test for CW GSN

Parameter: TX\_GSN\_MOD\_CM

Value range: 1h, 3h, 9h or Fh

Measurement process:

1. Read distance on reader
2. Perform EMVCo test CA131 (or NFC Forum 9.1.3.1 Load Modulation amplitude for NFC-A poller 0) test @ 2 (LMA) and get value.

Target:

1. Get MOD for highest distance, and confirm
2. Confirm LMA passes for selected MOD value and with 3 cm and 4 cm.

3.3.3.3 Measurement examples

The graphs below show a selection of measurements regarding distance, MinPowerLevel and LMA. The best [CW, MOD] can be selected accordingly:

[CW, MOD] = (1,6), but a range within (1,6)(1,6) can be considered in case of interoperability issues.

**“MOD”= 0x3:**

“CW”	0x3	0x4	0x5	0x6	0x7	0x8	0x9	0xA	0xB	0xC	0xD	0xE	0xF
LMA [mVpp]	9	7	6.5	6.5	6	6	6	5.5	5.5	5.5	5.5	5	5
CA121	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	KO	KO

**“MOD”= 0x6**

“CW”	0x3	0x4	0x5	0x6	0x7	0x8	0x9	0xA	0xB	0xC	0xD	0xE	0xF
LMA [mVpp]	6.5	6.5	6	6.5	6.5	5.5	5.5	5.5	5	5	5	5	4.5
CA121	OK	OK	OK	OK	OK	OK	OK	OK	KO	KO	KO	KO	KO

**“MOD”= 0x9**

“CW”	0x3	0x4	0x5	0x6	0x7	0x8	0x9	0xA	0xB	0xC	0xD	0xE	0xF
LMA[mVpp]	7	6.5	6	6	5.5	5.5	5.5	5	5	5	5	4.5	4.5
CA121	OK	OK	OK	OK	OK	OK	KO	KO	KO	KO	KO	KO	KO

Figure 5. Example of MinPowerLevel results




Figure 6. Example of distance results




Figure 7. Example of LMA results

3.3.3.4 Schematics providing principle








Figure 8. TX\_GSN\_CW\_CM / TX\_GSN\_MOD\_CM principle





3.3.4 CLIF\_TRANSCEIVE\_CONTROL\_REG

3.3.4.1 Register definition

CLIF\_TRANSCEIVE\_CONTROL\_REG can be adjusted to meet FDT requirement.

Table 7. CLIF\_TRANSCEIVE\_CONTROL\_REG register for card mode

Register name	Transition ID	Register Address
CLIF_TRANSCEIVE_CONTROL_REG	0x24	0x03

Table 8. CLIF\_TRANSCEIVE\_CONTROL\_REG register setting for card mode

Bit	Symbol	Description
[7:0]	TX_BITPHASE	Defines the number of 13.56 MHz cycles used for adjustment of tx_wait to meet the FDT.

3.3.4.2 Register setting procedure

Parameter: TX\_BITPHASE

Value range: 0h to FFh. A variation of +1 in the register means a shift of +1/13.56Mhz s on the FDT time.

Measurement process:

1. Run EMVCo CA144.200 (No analogy with NFC Forum test) FDT value.

Target:

1. The result of the  $FDT_{A,PICC,ANTICOLLISION}$  must be between  $9 etu + 84/Fc + 150 ns$  and  $9 etu + 84/Fc + 200 ns$  to achieve the best performances in combination tests.

3.3.5 CLIF\_ANA\_NFCLD\_REG

3.3.5.1 Register definition

CLIF\_ANA\_NFCLD\_REG can be adjusted to define the RF level detector level, i.e. the level of the external RF field seen by PN7160. Indeed, in some cases, the external RF field might not be fully turned OFF, and still, detected to be present.



**Table 9. Other fine-tuning register for card mode**

Register name	Tag ID
CLIF_ANA_NFCLD_REG	0xA0 38

TagID A038: Sets the NFCLD for RF\_ON, RF\_OFF, P2P, RSSI\_METHOD:

→ A0 38 04 14 0B 0B 00 (RSSI\_METHOD must be set to 00)

1. Start with value RF\_OFF: 1h.
2. Run EMVCo CA112.200 (or/and NFC Forum 9.1.1.12 Power On) and CA113.200 (or NFC Forum 9.1.1.12 Power OFF) tests.
3. If the test is FAIL, increase the RF\_OFF +1 until PASS the test.
4. Set P2P value as same as RF\_OFF value

**3.3.5.2 Register setting procedure**

Parameter: RF\_ON

Value range: 0h to 3Fh

Default value: 14h

Measurement process:

1. Starting with default value of 14h
2. Using an ISO Test bench start from 0 A/m to generate a very small field strength. Increase the field strength of the ISO PCD until the devices gives a field ON notification (NCI event "61070101" RF\_FIELD\_INFO\_NTF[field On]).
3. The first field ON notification must happen when the field strength of the ISO test bench is 300-350 mA/m(rms).
4. If field ON notification is received before 300 mA/m (rms), RF ON must be increased. field ON notification is received after 350 mA/m (rms) RF ON must be decreased.


Parameter: RF\_OFF and P2P (both have same value)

Value range: 0h to 3Fh

Default value: 0Bh

**3.3.6 AGC\_INPUT\_REG**

When a signal is present at the RX level, the AGC regulates the signal at a certain level Vref. To improve the convergence of the AGC, a starting point can be defined on the AGC\_INPUT\_REG.



In case of issue during IOT test, example transaction takes 1 or 2 s to be completed, reducing the AGC starting value can improve the reception of the NFCC.

Table 10. CLIF\_AGC\_INPUT\_REG register for card mode

Register name	Transition ID	Register Address
CLIF_AGC_INPUT_REG	0xC2	0x35

Table 11. CLIF\_AGC\_INPUT\_REG register setting for card mode

Bit	Name	Description
[9:0]	AGC_CM_VALUE	Static AGC value used for card mode. From 0 (less attenuation) to 0x380 (higher attenuation)

Recommendation is to try the following values A0, 0D, 06, C2, 35 + 4 bytes value:

- 00 3D 00 03 (AGC input CM set to 256 dec)
- 80 3C 00 03 (AGC input CM set to 128 dec)
- 40 3C 00 03 (AGC input CM set to 64 dec)

### 3.3.7 Card Mode settings in DEVICE OFF

For devices using an XTAL to provide the clock for the NFC chip, the card mode settings are the same for DEVICE ON and DEVICE OFF operation.

For devices using external clock and which cannot provide clock during DEVICE OFF the procedure to tune the card mode settings are explained here.

Using the following register (0xA0 29), we can set the following parameters specific for DEVICE OFF (default value: A0 29 17 1A 07 00 1D 00 02 00 1D 00 02 00 40 F3 F3 00 43 F3 F3 38 70 00 00 00)

→ A0 29 17 YY 07 AA AA AA AA BF BF BF BF TA TA TA TA TB TB TB TB ZZ 70 00 00 XX

- The TxLDO value XX
- The card mode ALM phase YY

- TX driver used to send the response ZZ
- The TX Amplitude register on TA TA TA TA TB TB TB TB
- The AGC input register AA AA AA AA BF BF BF BF

The first parameter to configure is the TxLDO value:

Table 12. TxLDO voltage select

XX Value	TxLDO
0	3 V
1	3.3 V
2	3.6 V
3	4.5 V
4	4.75 V
5 or 6 or 7	5.25 V
8	2.7 V
9	3.9 V
10	4.2 V
11	4.7 V
12 or 13 or 14 or 15	5 V

The TxLDO value must be set per the maximum value provided on pin VUP-150mV.

Ex1: The device has no DC-DC, and VBAT (3.85 V) is connected to VUP, in this case TxLDO can be 3.6 V or less.

Ex2: The device has a DC-DC (Vout=5.4 V) connected to VUP, in this case TxLDO can be 5.25 V or less.

The second parameter is the card mode ALM clock phase offset between the RX and TX paths must be set for DEVICE OFF. Like the process described in [Section 3.3.2](#), you will need to find the best phase for card mode in DEVICE OFF operation.

Table 13. CLK\_MAN value

YY Value	TxLDO
18h	0°
19h	45°
1Ah	90°
1Bh	135°
1Ch	180°
1Dh	225°
1Eh	270°
1Fh	315°

The third parameter that can impact the performance in card mode is the TX driver used to transmit the response, during device off operation.

In DEVICE OFF operation, the device need to recover the clock from the reader's RF field and send the responses using one of the TX drivers. Depending on the connections, the clock recovery can be optimized if the TX1 or TX2 is used.

- ZZ = 28: TX1 driver to transmit the responses
- ZZ = 38: TX2 driver to transmit the responses

To decide which value must be used is recommended to test both values 38h and 28h, in front of a commercial reader (or EMV Co test bench) and keep the value which provided bigger communication distance.

The TX amplitude values can be chosen for type A ("TA TA TA TA") and type B/F ("TB TB TB TB").

The procedure to choose the TX amplitude value is the same as DEVICE ON procedure in [Section 3.3.3](#)

Similar as the use of AGC\_INPUT in DEVICE ON. In case of slow time to respond, the AGC\_INPUT values can be chosen for some RX optimization in type A ("AA AA AA AA") and type B/F ("BF BF BF BF").

The AGC input value on card mode is defined on bits [0:9].

Recommendation is to try the following NCI formatted values for both types:

- 00 1D 00 02: [0:9] = 100h → AGC input CM set to 256
- 80 1C 00 02: [0:9] = 80h → AGC input CM set to 128
- 40 1C 00 02: [0:9] = 40h → AGC input CM set to 64

### 3.3.8 CLIF\_ANA\_RX\_REG

#### 3.3.8.1 Register definition

CLIF\_ANA\_RX\_REG can be fine-tuned to improve the analog down-sampling and baseband amplification of the card response before it is processed by the digital block.

Table 14. CLIF\_ANA\_RX\_REG address

Register name	Register Address
CLIF_ANA_RX_REG	0x44

[9:8]: Set the lower corner frequency of the BBA internal band-pass filter to reduce analog demodulation interferences.

Care:

- If the corner frequency is set too close or above the actual baseband signal frequency, the signal strength of the « useful » signal is dampened, leading to a loss of reading range. But at the same time it can also stabilize the reader performance → Tradeoff might be necessary.
- Furthermore, the RX\_HPCF parameter influences the BBA amplification level (gain) → Higher HPCF gives lower gain (1-2dB / per setting).
- For a reliable setting of the HPCF, the observation of the frequency spectrum of the BBA input should be available for the given design → Since not available, each setting must be evaluated by functional testing

[2:0] and [6:4]: Set the amplification level of the **Base Band Amplifier**

Care:

- The gain must be set in combination with the HPCF parameter considering the optimization of the disturbances in the down-mixed RX signal.

Value range:

- High performance and sensitivity for max. reading range: 10b ... 11b
  - Strongly depends on the SNR in the system
- Typical: 01b ... 10b
- High robustness and stability but low reading range: 00b

Table 15. CLIF\_ANA\_RX\_REG register

Bit	Symbol	Description
[31:10]	Internal use	Must not be modified
[9:8]	RX_HPCF	<b>Lower Corner Frequency:</b> 00->45kHz, 01->85kHz, 10->150kHz, 11->250kHz
[6:4]	RX_GAIN_Q	<b>Gain Adjustment BBA:</b> 00->18dB, 01->26dB, 10->32dB, 11->39dB 100->44dB 101->51dB 110->53dB 111->60dB
[3]		RFU
[2:0]	RX_GAIN_I	<b>Gain Adjustment BBA:</b> 00->18dB, 01->26dB, 10->32dB, 11->39dB 100->44dB 101->51dB 110->53dB 111->60dB

Table 16. CLIF\_ANA\_RX\_REG transitions for card mode

Technology	Baud rate	Transition ID
Global	-	0x08
type A	106	0x34
	212	-
	424	0x38
	848	0x3A
type B	106	0x44

Table 16. CLIF\_ANA\_RX\_REG transitions for card mode...continued

Technology	Baud rate	Transition ID
	-	-
type F	-	0x1C

**Remark:** For each communication type and baud rate, you must choose the right transition. In the table below, you find the transition which corresponds to each tag type

### 3.4 Configuring registers in reader mode

#### 3.4.1 Pulse shape definitions

##### 3.4.1.1 Type A




Figure 14. Pulse shape Type A in EMVCo

The time t1-t2 describes the time span in which the signal falls from 90% down below 5% of the signal amplitude.

The most critical time concerning rising carrier envelope is t4. It must be checked that the carrier envelope at the end of the pause reaches 60% of the continuous wave amplitude within 0.4  $\mu$ s.

Ringing following the falling edge shall remain below  $V_{ou,A} \times V_1$ .

Overshoots immediately following the rising edge shall remain within  $(1 \pm V_{ou,A}) \times V_1$ .

Please refer to [3] to get t1, t2, t3, t4 and  $V_{ou,A}$  values.

The following register can be fine-tuned to improve the shaping of the pulse in Type A and Modulation index in Type B.

3.4.1.2 Type B




Figure 15. Pulse shape Type B in EMVCo

V1 is the initial value measured immediately before any modulation is applied by the reader while V2 is the lower value.

The modulation index (mi), V3 and V4 are defined as follows:

- $mi = (V1-V2)/(V1+V2)$
- $V3 = V1 - 0.1*(V1-V2)$
- $V4 = V2 + 0.1*(V1-V2)$

Please refer to [3] to get the values of modi, tf, tr and Vou,B.

3.4.2 CLIF\_ANA\_TX\_AMPLITUDE\_REG

3.4.2.1 Register definition

CLIF\_ANA\_TX\_AMPLITUDE\_REG is the register to configure several parameters of the transmission in reader mode.

Table 17. CLIF\_ANA\_TX\_AMPLITUDE\_REG address

Register name	Register Address
CLIF_ANA_TX_AMPLITUDE_REG	0x42

Table 18. CLIF\_ANA\_TX\_AMPLITUDE\_REG register for reader mode

Bit	Symbol	Description
[31:28]	TX_GSN_CW_RM	gsn setting @ continuous wave in reader mode
[27:24]	Internal use	Must not be modified
[23:20]	TX_GSN_MOD_RM	gsn setting @ modulation in reader mode
[19:16]	Internal use	Must not be modified

Table 18. CLIF\_ANA\_TX\_AMPLITUDE\_REG register for reader mode...continued

Bit	Symbol	Description
[13:12]	TX_CW_AMPLITUDE_RM	Set amplitude of unmodulated carrier @ reader mode [00] => Amplitude is TVDD – 150 mV [01] => Amplitude is TVDD – 250 mV [10] => Amplitude is TVDD – 500 mV [11] => Amplitude is TVDD – 1000 mV
[11:8]	Internal use	Must not be modified
[7:3]	TX_RESIDUAL_CARRIER	Set amplitude of unmodulated carrier
[2:0]	Internal use	Must not be modified

This register has different lengths depending on the transition ID used. The description of the register is the same, however for Initiator the description go until bit 31, and for Type A,B, F212 and F424 the description go until bit 15.

Table 19. CLIF\_ANA\_TX\_AMPLITUDE\_REG transitions for reader mode

Technology	Baud rate	Transition ID
Initiator	All	0x06
type A	106	0x72
type B	106	0x82
type F	212	0x94
	424	0x96

The Initiator transition will define some common parameters for all types A, B, F212 and F424.

For Initiator transition the only parameter to be changed is TX\_CW\_AMPLITUDE\_ALM\_CM, this will define the amplitude of unmodulated carrier for all type A,B, F.

Table 20. CLIF\_ANA\_TX\_AMPLITUDE\_REG register TX\_CW\_AMPLITUDE\_ALM\_CM field

Bit	Symbol	Description
[13:12]	TX_CW_AMPLITUDE_ALM_CM	Set amplitude of unmodulated carrier @ reader mode [00] => Amplitude is TVDD – 150 mV [01] => Amplitude is TVDD – 250 mV [10] => Amplitude is TVDD – 500 mV [11] => Amplitude is TVDD – 1000 mV

For Type A, B, F212 and F424 transition the only parameter to be changed is TX\_RESIDUAL\_CARRIER.

Table 21. CLIF\_ANA\_TX\_AMPLITUDE\_REG register TX\_RESIDUAL\_CARRIER field

Bit	Symbol	Description
[7:3]	TX_RESIDUAL_CARRIER	It plays on the modulation index Type B. The higher the value, the higher the modulation index



This will defines the modulation index for type B, F212, F424 (type A parameter does not need to be changed).

**3.4.2.2 Register setting procedure**

• **Adjusting TX\_RESIDUAL\_CARRIER**

Parameter: TX\_RESIDUAL\_CARRIER.

Values: 60h, 70h, 80h, **90h**, A0, B0, C0, C8.

Measurement process:

1. Utilize a PICC card and an oscilloscope to observe the modulation index Type B @ 0 cm, then 1 cm. Both must meet the standard.
2. Start with default value (**90h**).
3. Increase the index with the value A0h, B0h, C0h and C8h.
4. Decrease the index with value 80h, 70h and 60h.

Target:

1. Select value for which modulation index is correct.

**3.4.3 CLIF\_ANA\_TX\_SHAPE\_CONTROL\_REG**

**3.4.3.1 Register definition**

**CLIF\_ANA\_TX\_SHAPE\_CONTROL\_REG** can be used to shape the TX transmission signal, by adjusting its rising/falling edge.

Table 22. CLIF\_ANA\_TX\_SHAPE\_CONTROL\_REG address

Register name	Register Address
CLIF_ANA_TX_SHAPE_CONTROL_REG	0x4A

Table 23. CLIF\_ANA\_TX\_SHAPE\_CONTROL\_REG register

Bit	Symbol	Description
[31:29]	Internal use	Must not be modified
<b>[28 :24]</b>	<b>TX_RESIDUAL_CARRIER_OV_PREV</b>	<b>Defines the value for the residual carrier for the period the overshoot prevention pattern is active.</b>
[23:18]	Internal use	Must not be modified
<b>[17]</b>	<b>TX_SET_BYPASS_SC_SHAPING</b>	<b>Bypasses switched capacitor shaping of the transmitter signal.</b>
[15:8]	Internal use	Must not be modified
<b>[7:4]</b>	<b>TX_SET_TAU_MOD_FALLING</b>	<b>Transmitter TAU setting for falling edge of modulation shape. In AnalogControl module the output signal is switched with the tx_envelope.</b>
<b>[3:0]</b>	<b>TX_SET_TAU_MOD_RISING</b>	<b>Transmitter TAU setting for rising edge of modulation shape. In AnalogControl module the output signal is switched with the tx_envelope.</b>

Table 24. CLIF\_ANA\_TX\_SHAPE\_CONTROL\_REG transitions

Technology	Baud rate	Transition ID
type A	106	0x72
type B	106	0x82
type F	212	0x94
	424	0x96

3.4.3.2 Register setting procedure

• Adjusting TX\_SET\_TAU\_MOD\_RISING

Parameter: TX\_SET\_TAU\_MOD\_RISING.

Values: 0h to Fh

Measurement process:

1. Use oscilloscope and zoom as depicted in the picture below.

Target:

1. Select settings for which the timing meets the specification.
2. 0 value means faster rising edges (potential overshoot, undershoot issue).
3. F value means smoother rising edges.

• Adjusting TX\_SET\_TAU\_MOD\_FALLING

Parameter: TX\_SET\_TAU\_MOD\_FALLING.


Values: 0h to Fh

Measurement process:

1. Use oscilloscope and zoom as depicted in the picture below.

Target:

1. Select settings for which the timing meets the specification.
2. 0h value means faster falling edges (potential overshoot, undershoot issue).
3. Fh value means smoother falling edges.



• Adjusting Residual Carrier

With the TX shaping, the overshoot at the end of the pulse can be reduced. The TX SC shaping can be enabled with the bit TX\_BYPASS\_SC\_SHAPING, which must be set to 0h (= disable the bypass).

The TX\_RESIDUAL\_CARRIER defines the carrier level at the end of the pulse, when the risetime of the pulse starts.

Parameter: **TX\_RESIDUAL\_CARRIER\_OV\_PREV**

Values: 0h to 1Fh

Measurement process:

1. Use a reference PICC to observe the overshoots.

Target:

1. Increase or decrease the value to meet the standard.

### 3.4.4 CLIF\_ANA\_TX\_UNDERSHOOT\_CONFIG\_REG

#### 3.4.4.1 Register definition

**CLIF\_TX\_UNDERSHOOT\_CONFIG\_REG** can be used to shape the TX transmission signal, by adjusting the undershoot pattern.

Table 25. CLIF\_TX\_UNDERSHOOT\_CONFIG\_REG address

Register name	Register Address
CLIF_TX_UNDERSHOOT_CONFIG_REG	0x16

Table 26. CLIF\_TX\_UNDERSHOOT\_CONFIG\_REG register

Bit	Symbol	Description
[4:1]	TX_UNDERSHOOT_PATTERN_LEN	Defines length of the undershoot prevention pattern (value +1). The pattern is applied starting from the MSB of the defined pattern, all other bits are ignored.
[0]	TX_UNDERSHOOT_PROT_ENABLE	If set to 1, the undershoot protection is enabled

Table 27. CLIF\_TX\_UNDERSHOOT\_CONFIG\_REG transitions

Technology	Baud rate	Transition ID
type A	106	0x72
type B	106	0x82
type F	212	0x94
	424	0x96

#### 3.4.4.2 Register setting procedure

- **Adjusting TX\_UNDERSHOOT\_CONFIG\_REG**

The undershoot protection must be enabled with TX\_UNDERSHOOT\_PROT\_ENABLE (bit 0) in the TX\_UNDERSHOOT\_CONFIG register.

Parameter: TX\_UNDERSHOOT\_PATTERN.

Values: 0h to Fh

Measurement process:

1. Use oscilloscope and zoom as depicted in the picture below.

Target:

1. Select settings for which the timing meets the specification.
2. 0h value means small pattern length (potential overshoot, undershoot issue).
3. Fh value means maximum pattern length.
4. Typically a pattern length around 3 to 5 turned out to be useful




Figure 17. TX\_UNDERSHOOT\_CONFIG\_REG

### 3.4.5 CLIF\_SIGPRO\_RM\_CONFIG1\_REG

#### 3.4.5.1 Register definition

CLIF\_SIGPRO\_RM\_CONFIG1\_REG can be used to tune the digital signal processing regarding the bit and subcarrier detection for the down-sampled and amplified card mode response. The configuration of this register must be done when the best configuration of CLIF\_ANA\_RX\_REG has been found.

Table 28. CLIF\_SIGPRO\_RM\_CONFIG1\_REG address

Register name	Register Address
CLIF_SIGPRO_RM_CONFIG1_REG	0x2D

[15:12]: Defines the threshold for the bit and subcarrier detection based on the amplitude of the correlated I and Q channel signal. It is used for all card mode response types.

[11:8]: Defines the threshold for the phase shift detection based on the amplitude of the correlated I and Q channel. It is used for Type B (all baud rates) and Type A higher baud rates in addition to the Min\_Level

For Min\_Level and Min\_Level\_P:

- High value: receiver will be less sensitive but more robust against noise
- Low value: receiver will become sensitive to small card response but also to noise in the system
- Strong dependency on ANA\_RX\_REG

Care:

- Direct result of a register change is visible after a functional with Target activated
- Since the amplitude of the correlated I&Q channels is evaluated, the whole receiver path configuration has a major impact on the final register value (from the RXN/ RXP-pins to the BBA output)

Value range:

- High performance and sensitivity for max. reading range: 2h ... 5h
- Typical: 5h ... 9h
- High robustness and stability but low reading range: 9h ... Fh

Table 29. CLIF\_SIGPRO\_RM\_CONFIG1\_REG register

Bit	Symbol	Description
[31:16]	Internal use	Must not be modified
[15:12]	<b>MIN_LEVEL</b>	<b>Define the min level of the reception</b>
[11:8]	<b>MIN_LEVEL_P</b>	<b>Define the min level for the phase shift detector unit</b>
[7:0]	Internal use	Must not be modified

Table 30. CLIF\_SIGPRO\_RM\_CONFIG1\_REG transitions

Technology	Baud rate	Transition ID
type A	106	0x3C
type B	106	0x4C
type F	212	0x5E
	424	0x60

### 3.4.5.2 Register setting procedure

Parameter: MIN\_LEVEL.

Values: 0h to Fh

Measurement process:

1. Use MIFARE DESFire EV1, MIFARE Ultralight, TOPAZ and measure distance (see annex 1).

Target:

1. Select settings for which distance is improved.

Parameter: MIN\_LEVEL\_P.

Values: 0h to Fh

Measurement process:


1. Use type B and F cards and measure distance (see annex 1).

Target:

1. Select settings for which distance is improved.

### 3.4.6 AGC\_INPUT\_REG

When a signal is present at the RX level, the AGC will regulate the signal at a certain level “Vref”. To improve the convergence of the AGC, a starting point can be defined on the AGC\_INPUT\_REG.



To improve RX on reader mode, the recommendation is to set the AGC value with the same value as the AGC when using LPCD with trace mode enable (set register 0xA0 40 to 0x81, see PN7160 User Manual [2]), without any card on the field.

Example trace: "6F13040080EE02"

In this case AGC is **0x2EE**, so use this value as AGC\_INPUT\_REG for the AGC\_RM\_VALUE

Table 31. Fine-tuning of AGC\_INPUT register

Register name	Transition ID	Register Address
CLIF_AGC_INPUT_REG	0x06	0x35

Table 32. CLIF\_AGC\_INPUT\_REG register setting

Bit	Symbol	Description
[25 :16]	AGC_RM_VALUE	Static AGC value used for reader mode From 0 (less attenuation) to 0x380 (higher attenuation)

### 3.4.7 CLIF\_ANA\_RX\_REG

#### 3.4.7.1 Register definition

Refer to [Section 3.3.8.1](#) for CLIF\_ANA\_RX\_REG register definition.

Table 33. CLIF\_ANA\_RX\_REG transitions for reader mode

Technology	Baud rate	Transition ID
15693	-	0x20
type A	106	0x3C
	212	0x3E
	424	0x40
	848	0x42
type B	106	0x4C
	212	0x4E
	424	0x50
	848	0x52
type F	212	0x5E
	424	0x60

**Remark:** For each communication type and baud rate, you must choose the right transition. In the table below, you find the transition which corresponds to each tag type.

### 3.4.7.2 Register setting procedure

**Parameter:** RX\_HPCF

**Values:** 0h to 3h

**Measurement process:**

1. Use MIFARE DESFire EV1, MIFARE Ultralight UL, TOPAZ and measure distance (see [Section 6](#)).

**Target:**

1. Select settings for which distance is improved.

**Parameter:** RX\_GAIN\_I and RX\_GAIN\_Q

**Values:** 0h to 7h

**Measurement process:**

1. Use MIFARE DESFire EV1, MIFARE Ultralight UL, TOPAZ and measure distance (see [Section 6](#)).

**Target:**

1. Select settings for which distance is improved.

When the best parameter of CLIF\_ANA\_RX\_REG is found, the configuration of CLIF\_SIGPRO\_RM\_CONFIG1\_REG can start.

## 4 References

---

- [1] NFC Forum – NCI 2.0 NFC Controller Interface specification
- [2] UM11495 - PN7160 User manual
- [3] Book D - EMV Contactless Communication Protocol Specification - Version 2.6  
March 2016



## 5 Abbreviations

Table 34.

Abbr.	Meaning
AN	Application Note
ALM	Active Load Modulation
CLIF	ContactLess InterFace
DH	Device Host
FW	Firmware
HW	Hardware
I <sup>2</sup> C	Inter-Integrated Circuit (serial data bus)
IC	Integrated Circuit
NCI	NFC Controller Interface (NFC Forum Specification)
NFC	Near Field Communication
PCB	Printed Circuit Board
RF	Radio Frequency
RFU	Reserved for Future Use
SLALM	Single Loop ALM
SW	Software

## 6 Annex 1: Communication distance evaluation and fine-tuning

### 6.1 Introduction

When the device is in reader mode, the communication with a tag is split in 2 parts:

- Request from reader to tag
- Answer from tag to the reader


When the communication distance is not good enough, the goal is to identify where is the limitation.

- **Phase 1: From reader to tag**

**Reason:** RF field not sufficient to power up the tag

**Symptom:** No card answer present

**How to solve:** Increase the field by adjusting the tuning with lower impedance.



- **Phase 2: from tag to reader**

**Reason:** The reader cannot understand the answer from the tag.

**Symptom:** The card answer is present but not detected by the reader.

**How to solve:** Adjust the CLIF\_ANA\_RX\_REG and the CLIF\_SIGPRO\_RM\_CONFIG1\_REG.




Figure 20. Tag to reader

## 6.2 Way of working

### 6.2.1 Step 1

To verify if the tag reacts to the reader, and the answer is received by the device, a spying coil can be put on the tag and connected to an oscilloscope.




Figure 21. Coil connection

### 6.2.2 Step 2

Put the tag + spying coil close to the device to set the trigger of the scope (see figure below) to capture the card answer. The tag must be read.




Figure 22. Tag read distance




Figure 23. Oscilloscope trigger setup example

### 6.2.3 Step 3

Put the tag + spying coil far from the device then decrease the distance between the tag and the reader.

When you see the answer from the tag on the scope, you find **the tag answer distance**.




Figure 24. Tag answer distance

6.2.4 Step 4

Continue to decrease the distance between the device and the tag, when the device detects the tag you find **the communication distance**.




Figure 25. Communication distance

6.2.5 Step 5

Analyze the results:

If **tag answer distance = communication distance**, the performance is limited by the Tx part:

To increase the communication distance:

- Increase the RF field power by decreasing the tuning impedance

- Adjust the Tx shape to fulfill the communication type specification (ISO14443 for example)

If **tag answer distance > communication distance** the performance is limited by the Rx part.

To increase the communication distance:

- Adjust the CLIF\_ANA\_RX\_REG and CLIF\_SIGPRO\_RM\_CONFIG1\_REG to improve the communication distance

Remark: The communication distance will generally be lower than the tag answer distance thanks to the very good Tx performances of the PN7160.

In the table below you find a communication distance example in a device environment with a 40 mm \* 25 mm 4 turns antenna.

**Table 35. Communication distance examples**

Cards	Full Power
ISO15693	62mm
Topaz	43mm
FeliCa	35mm
MIFARE Classic 1K	45mm
MIFARE Classic 4K	32mm
MIFARE Plus X	26mm
NTAG 203	42mm
NTAG 210	58mm
MIFARE Ultralight	45mm
MIFARE Ultralight C	25mm
MIFARE DESFire	23mm

## 7 Legal information

### 7.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 7.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

### 7.3 Licenses

#### Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

### 7.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**MIFARE** — is a trademark of NXP B.V.

**DESFire** — is a trademark of NXP B.V.

**MIFARE Plus** — is a trademark of NXP B.V.

**MIFARE Ultralight** — is a trademark of NXP B.V.

**MIFARE Classic** — is a trademark of NXP B.V.

**NTAG** — is a trademark of NXP B.V.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**FeliCa** — is a trademark of Sony Corporation.



Tables

Tab. 1.	RF_TRANSITION_CFG parameter structure .....4	Tab. 19.	CLIF_ANA_TX_AMPLITUDE_REG transitions for reader mode ..... 24
Tab. 2.	Transitions ID values .....6	Tab. 20.	CLIF_ANA_TX_AMPLITUDE_REG register TX_CW_AMPLITUDE_ALM_CM field ..... 24
Tab. 3.	Load modulation modes register for card mode ..... 9	Tab. 21.	CLIF_ANA_TX_AMPLITUDE_REG register TX_RESIDUAL_CARRIER field ..... 24
Tab. 4.	Load Modulation generation modes register values ..... 9	Tab. 22.	CLIF_ANA_TX_SHAPE_CONTROL_REG address .....25
Tab. 5.	CLIF_ANA_TX_AMPLITUDE_REG register setting for card mode ..... 11	Tab. 23.	CLIF_ANA_TX_SHAPE_CONTROL_REG register .....25
Tab. 6.	Fine-tuning register TX amplitude for card mode ..... 12	Tab. 24.	CLIF_ANA_TX_SHAPE_CONTROL_REG transitions .....26
Tab. 7.	CLIF_TRANSCEIVE_CONTROL_REG register for card mode .....16	Tab. 25.	CLIF_TX_UNDERSHOOT_CONFIG_REG address .....27
Tab. 8.	CLIF_TRANSCEIVE_CONTROL_REG register setting for card mode ..... 16	Tab. 26.	CLIF_TX_UNDERSHOOT_CONFIG_REG register .....27
Tab. 9.	Other fine-tuning register for card mode .....17	Tab. 27.	CLIF_TX_UNDERSHOOT_CONFIG_REG transitions ..... 27
Tab. 10.	CLIF_AGC_INPUT_REG register for card mode ..... 18	Tab. 28.	CLIF_SIGPRO_RM_CONFIG1_REG address .....28
Tab. 11.	CLIF_AGC_INPUT_REG register setting for card mode .....18	Tab. 29.	CLIF_SIGPRO_RM_CONFIG1_REG register .....29
Tab. 12.	TxLDO voltage select .....19	Tab. 30.	CLIF_SIGPRO_RM_CONFIG1_REG transitions ..... 29
Tab. 13.	CLK_MAN value .....19	Tab. 31.	Fine-tuning of AGC_INPUT register .....30
Tab. 14.	CLIF_ANA_RX_REG address .....20	Tab. 32.	CLIF_AGC_INPUT_REG register setting .....30
Tab. 15.	CLIF_ANA_RX_REG register ..... 21	Tab. 33.	CLIF_ANA_RX_REG transitions for reader mode ..... 31
Tab. 16.	CLIF_ANA_RX_REG transitions for card mode ..... 21	Tab. 34.	..... 33
Tab. 17.	CLIF_ANA_TX_AMPLITUDE_REG address .....23	Tab. 35.	Communication distance examples .....38
Tab. 18.	CLIF_ANA_TX_AMPLITUDE_REG register for reader mode ..... 23		

Figures

Fig. 1.	RF transitions diagram .....	5	Fig. 13.	AGC_INPUT_REG .....	18
Fig. 2.	Example of transition ID .....	7	Fig. 14.	Pulse shape Type A in EMVCo .....	22
Fig. 3.	Example of correct EMVCo waveforms .....	10	Fig. 15.	Pulse shape Type B in EMVCo .....	23
Fig. 4.	Example of bad EMVCo waveforms .....	11	Fig. 16.	CLIF_ANA_TX_SHAPE_CONTROL_REG type A rising edge illustration .....	26
Fig. 5.	Example of MinPowerLevel results .....	13	Fig. 17.	TX_UNDERSHOOT_CONFIG_REG .....	28
Fig. 6.	Example of distance results .....	13	Fig. 18.	AGC_INPUT_REG .....	30
Fig. 7.	Example of LMA results .....	14	Fig. 19.	Reader to tag .....	34
Fig. 8.	TX_GSN_CW_CM / TX_GSN_MOD_CM principle .....	14	Fig. 20.	Tag to reader .....	35
Fig. 9.	Settings principle optimal R1 .....	15	Fig. 21.	Coil connection .....	35
Fig. 10.	Settings principle optimal R2 .....	15	Fig. 22.	Tag read distance .....	36
Fig. 11.	TX_CW_AMPLITUDE_ALM_CM principle .....	15	Fig. 23.	Oscilloscope trigger setup example .....	36
Fig. 12.	Settings applied during CW and MOD phases .....	16	Fig. 24.	Tag answer distance .....	37
			Fig. 25.	Communication distance .....	37

## Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>	<b>6</b>	<b>Annex 1: Communication distance evaluation and fine-tuning</b>	<b>34</b>
<b>2</b>	<b>NCI command structure</b>	<b>4</b>	6.1	Introduction	34
2.1	Register setting command	4	6.2	Way of working	35
2.2	RF_TRANSITION_CFG parameter structure	4	6.2.1	Step 1	35
2.3	RF transitions	5	6.2.2	Step 2	35
<b>3</b>	<b>Register settings configuration</b>	<b>8</b>	6.2.3	Step 3	36
3.1	Registers default values	8	6.2.4	Step 4	37
3.2	How to optimize register settings	8	6.2.5	Step 5	37
3.3	Configuring registers in card mode	8	<b>7</b>	<b>Legal information</b>	<b>39</b>
3.3.1	CLIF_TX_CONTROL_REG	9			
3.3.2	Card mode ALM phase	9			
3.3.2.1	Register definition	9			
3.3.2.2	Register setting procedure	9			
3.3.2.3	Measurement example	10			
3.3.3	CLIF_ANA_TX_AMPLITUDE_REG	11			
3.3.3.1	Register definition	11			
3.3.3.2	Register setting procedure	12			
3.3.3.3	Measurement examples	13			
3.3.3.4	Schematics providing principle	14			
3.3.4	CLIF_TRANSCEIVE_CONTROL_REG	16			
3.3.4.1	Register definition	16			
3.3.4.2	Register setting procedure	16			
3.3.5	CLIF_ANA_NFCLD_REG	16			
3.3.5.1	Register definition	16			
3.3.5.2	Register setting procedure	17			
3.3.6	AGC_INPUT_REG	17			
3.3.7	Card Mode settings in DEVICE OFF	18			
3.3.8	CLIF_ANA_RX_REG	20			
3.3.8.1	Register definition	20			
3.4	Configuring registers in reader mode	22			
3.4.1	Pulse shape definitions	22			
3.4.1.1	Type A	22			
3.4.1.2	Type B	23			
3.4.2	CLIF_ANA_TX_AMPLITUDE_REG	23			
3.4.2.1	Register definition	23			
3.4.2.2	Register setting procedure	25			
3.4.3	CLIF_ANA_TX_SHAPE_CONTROL_REG	25			
3.4.3.1	Register definition	25			
3.4.3.2	Register setting procedure	26			
3.4.4	CLIF_ANA_TX_UNDERSHOOT_CONFIG_REG	27			
3.4.4.1	Register definition	27			
3.4.4.2	Register setting procedure	27			
3.4.5	CLIF_SIGPRO_RM_CONFIG1_REG	28			
3.4.5.1	Register definition	28			
3.4.5.2	Register setting procedure	29			
3.4.6	AGC_INPUT_REG	30			
3.4.7	CLIF_ANA_RX_REG	30			
3.4.7.1	Register definition	30			
3.4.7.2	Register setting procedure	31			
<b>4</b>	<b>References</b>	<b>32</b>			
<b>5</b>	<b>Abbreviations</b>	<b>33</b>			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 13 September 2021

Document identifier: AN13218